



VSC8488

Dual Channel WAN/LAN/Backplane XAUI to SFP+/KR Transceiver

Datasheet

*Advance Product Information
Subject to Change*

VMDS-10339
Revision 2.0
February 2011

Confidential

Vitesse
Corporate Headquarters
741 Calle Plano
Camarillo, California 93012
United States

www.vitesse.com

Copyright© 2011 by Vitesse Semiconductor Corporation

Vitesse Semiconductor Corporation (“Vitesse”) retains the right to make changes to its products or specifications to improve performance, reliability or manufacturability. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. While the information furnished herein is held to be accurate and reliable, no responsibility will be assumed by Vitesse for its use. Furthermore, the information contained herein does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

Vitesse products are not intended for use in products or applications, including, but not limited to, medical devices (including life support and implantable medical devices), nuclear products, or other safety-critical uses where failure of a Vitesse product could reasonably be expected to result in personal injury or death. Anyone using a Vitesse product in such an application without express written consent of an officer of Vitesse does so at their own risk, and agrees to fully indemnify Vitesse for any damages that may result from such use or sale.

Safety of Laser Products, IEC 60825. While Vitesse products support IEC 60825, use of Vitesse products does not ensure compliance to IEC 60825. Buyers are responsible for ensuring compliance to IEC 60825. Buyers must fully indemnify Vitesse for any damages resulting from non-compliance to IEC 60825.

Vitesse Semiconductor Corporation is a registered trademark. All other products or service names used in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other trademarks or registered trademarks mentioned herein are the property of their respective holders.

Contents

Revision History	19
1 Product Overview	20
1.1 Major Applications	21
1.2 Features and Benefits	22
2 Functional Descriptions	23
2.1 Transmit Operation for XAUI to SFI Mode	25
2.2 Receive Operation for SFI to XAUI Mode	25
2.3 PMA	26
2.3.1 Supported Data Rates and Standards	26
2.3.2 Rate Auto-Negotiation	27
2.3.3 Receiver (Rx) Subsection	27
2.3.4 VScope Input Signal Monitoring Integrated Circuit	32
2.3.5 Transmitter (Tx) Subsection	32
2.3.6 Reference Clock	38
2.3.7 Clock Output	41
2.3.8 Synchronous Ethernet Support	41
2.3.9 1.25 Gbps or 3.125 Gbps Mode	41
2.3.10 Power Down Mode	43
2.3.11 Clock Distribution	43
2.3.12 Operation Modes	44
2.4 WAN Interface Sublayer (WIS)	46
2.4.1 Operation	47
2.4.2 Section Overhead	50
2.4.3 Line Overhead	58
2.4.4 SPE Pointer	62
2.4.5 Path Overhead	66
2.4.6 Defects and Anomalies	74
2.4.7 Interrupt Pins and Interrupt Masking	76
2.4.8 Overhead Serial Interfaces	76
2.4.9 Pattern Generator and Checker	80
2.5 Physical Coding Sublayer (64B/66B PCS)	81
2.5.1 Control Codes	82
2.5.2 Transmit Path	82
2.5.3 Receive Path	83
2.5.4 PCS Standard Test Modes	84
2.5.5 PCS XGMII BIST	85
2.6 Client / Host Interface (XAUI)	87
2.6.1 XGMII Extender Sublayer (PHY XS)	87
2.6.2 XAUI Lane Deskew	90
2.6.3 XAUI Transmitter	91
2.6.4 XAUI Fail Over	91
2.7 10GBASE-KR	92
2.7.1 Auto-Negotiation	92
2.7.2 Training	98
2.7.3 Firmware Option for Auto-Negotiation	107
2.7.4 Forward Error Correction (FEC)	109
2.8 Loopback and Bypass	110
2.8.1 Loopback Modes	110
2.9 Low-Speed Serial Interfaces	113

2.9.1	MDIO Interface	113
2.9.2	Two-Wire Serial (Master) for Loading Firmware	116
2.9.3	Two-Wire Serial (Master) for SFP/SFP+ Monitoring	117
2.9.4	Two-Wire Serial Slave Interface	120
2.9.5	UART	122
2.9.6	JTAG	123
2.10	Operating Modes	123
2.11	Loading Firmware	125
2.11.1	EEPROM	125
2.11.2	MDIO and Two-Wire Serial Slave Interfaces	125
2.12	Microcontroller Activity Monitoring	127
2.13	Interrupt Pending Registers	128
2.14	Multipurpose GPIO Pins	129
2.15	PCS Activity Monitor LEDs	130
2.16	Temperature Monitor	132
2.17	Design Guidelines	133
2.17.1	PCS vs. KR-PCS	133
2.17.2	LAN vs. WAN	133
2.17.3	1G vs. 3.125G vs. 10G Operation	133
2.17.4	10G Fibre Channel Operation	133
2.17.5	XAUI Fail-Over Switching	134
2.17.6	EDC	134
2.17.7	Low-Power Mode	134
2.17.8	Default Operation	135
2.17.9	Sync-E in LAN Mode	135
2.17.10	Sync-E in WAN Mode	137
3	Registers	139
3.1	Global Registers	139
3.2	GPIO Pins	144
3.3	Channel Registers	177
3.4	EDC Registers	290
3.5	SFP Registers	305
4	Electrical Specifications	308
4.1	DC Characteristics	308
4.1.1	Low-Speed Inputs and Outputs	308
4.1.2	Reference Clock	309
4.1.3	MDIO Interface	309
4.2	AC Characteristics	310
4.2.1	Receiver Specifications	310
4.2.2	Transmitter Specifications	315
4.2.3	Two-Wire Serial (Slave) Interface	322
4.2.4	MDIO Interface	323
4.3	Operating Conditions	324
4.4	Stress Ratings	325
5	Pin Descriptions	326
5.1	Pin Diagram	326
5.2	Pins by Function	327
5.2.1	General Purpose Inputs and Outputs	327
5.2.2	JTAG Interface	327
5.2.3	Management Interface	328
5.2.4	Ground	328

5.2.5	Power Supply	329
5.2.6	Receive Path	329
5.2.7	Reference Clock.....	330
5.2.8	Clock Outputs	330
5.2.9	Test and Mode Control.....	330
5.2.10	Transmit Path.....	331
5.2.11	XAUI Channel.....	331
5.2.12	Reserved	332
5.3	Pins by Number	333
5.4	Pins by Name	335
6	Package Information.....	337
6.1	Package Drawing.....	337
6.2	Thermal Specifications	339
6.3	Moisture Sensitivity	339
7	Ordering Information.....	340

Figures

Figure 1.	VSC8488 Block Diagram	21
Figure 2.	SFP+ Application Diagram	21
Figure 3.	Backplane Equalization Application Diagram.....	22
Figure 4.	VSC8488 Channel Datapath Block Diagram.....	24
Figure 5.	Rx Input Receiver	28
Figure 6.	EDC Block Diagram	29
Figure 7.	10BASE-KR Output Driver	35
Figure 8.	KR Test Pattern.....	35
Figure 9.	3G, 1G Modes.....	43
Figure 10.	REFCLK Distribution	44
Figure 11.	WIS Transmit and Receive Functions.....	48
Figure 12.	WIS Frame Structure.....	49
Figure 13.	STS-192c/STM-64 Section and Line Overhead Structure.....	49
Figure 14.	Path Overhead Octets.....	50
Figure 15.	Primary Synchronization State Diagram	52
Figure 16.	Secondary Synchronization State Diagram.....	53
Figure 17.	16-bit Designations within Payload Pointer.....	63
Figure 18.	Pointer Interpreter State Diagram	65
Figure 19.	Path Status (G1) Byte for ERDI_RDIN = 0	70
Figure 20.	Path Status (G1) Byte for ERDI_RDIN = 1	70
Figure 21.	TOSI Timing Diagram	77
Figure 22.	ROSI Timing Diagram	80
Figure 23.	PCS Block Diagram.....	81
Figure 24.	64B/66B Block Formats	84
Figure 25.	Simplified XAUI Inputs.....	88
Figure 26.	Loss of Synchronization State Diagram	89
Figure 27.	LOA State Diagram	90
Figure 28.	Auto-Negotiation Arbitration State Diagram	93
Figure 29.	Rate Detection.....	95
Figure 30.	PRBS Pattern Generator.....	102
Figure 31.	Training State Diagram	104
Figure 32.	Coefficient Update State Diagram.....	106
Figure 33.	autoneg_top Signal Path	108
Figure 34.	VSC8488 Channel Clock Block Diagram	112
Figure 35.	MDIO Frame Format.....	115
Figure 36.	Two-Wire Serial Bus Reset Sequence	119
Figure 37.	Timing Diagram	121
Figure 38.	Two-Wire Serial (slave) Register Addressing Format.....	121
Figure 39.	Write Instruction.....	121
Figure 40.	Sequential Write Instruction	122
Figure 41.	Read Instruction	122
Figure 42.	Sequential Read Instruction.....	122
Figure 43.	Sync-E LAN Mode with Free-Running Clock	136
Figure 44.	Sync-E LAN Mode with Hitless Clock	137
Figure 45.	Sync-E WAN Mode.....	138
Figure 46.	Receive Path Input Compliance Mask	312
Figure 47.	10-Gigabit Data Input Compliance Mask (SFP+)	313
Figure 48.	Datacom Sinusoidal Jitter Tolerance.....	314
Figure 49.	XFI Datacom Input Sinusoidal Jitter Tolerance.....	314
Figure 50.	XFI Telecom Input Sinusoidal Jitter Tolerance.....	315
Figure 51.	SFI Transmit Differential Output Compliance Mask.....	317
Figure 52.	Transmit Path Differential Output Compliance Mask	318
Figure 53.	XAUI Receiver Input Sinusoidal Jitter Tolerance	320

Figure 54. XAUI Output Compliance Mask.....	321
Figure 55. Two-Wire Serial Interface Timing.....	323
Figure 56. Timing with MDIO Sourced by STA	323
Figure 57. Timing with MDIO Sourced by MMD	324
Figure 58. Pin Diagram	326
Figure 59. Package Drawing	338

Tables

Table 1.	Supported Data Rates and Standards.....	26
Table 2.	Rx CDR Lock to Reference Settings.....	30
Table 3.	Rx Loss of Lock Detection Settings	30
Table 4.	Decision Threshold Control	30
Table 5.	Rx CDR Reference Clock Source Selection	31
Table 6.	Rx CDR Divide Ratio and Rate Selection	31
Table 7.	Rx Data Bus Control	32
Table 8.	Tx Loss of Lock Detection Settings	33
Table 9.	Tx CMU Reference Clock Source Selection	33
Table 10.	Tx CMU Divide Ratio Selection	34
Table 11.	Tx Transmit Data Bus Control	34
Table 12.	Tx Transmit Output Waveform Changes by Coefficient Update	36
Table 13.	Tx output Slew Rate Control Setting	36
Table 14.	Tx Output Driver Rise/Fall Time Control (Informative)	36
Table 15.	Tx Transmit Data Bus Control	36
Table 16.	PMA Loopback	38
Table 17.	PMA LINETIME.....	38
Table 18.	CRU0 and CRU1 Paths Source Selection	39
Table 19.	CMU0 Path Source Selection.....	39
Table 20.	CMU1 Path Source Selection.....	39
Table 21.	PMA Reference Clock Rates and Modes.....	40
Table 22.	PMA Clock Output Setting	41
Table 23.	PMA Rx Data Rate Mode.....	42
Table 24.	PMA Power Down	43
Table 25.	Recommended Clock Operation Modes	45
Table 26.	WAN Mode Enable Logic.....	47
Table 27.	Section Overhead.....	50
Table 28.	Framing Parameter Description and Values	54
Table 29.	Line Overhead Octets	58
Table 30.	K2 Encodings	60
Table 31.	SONET/SDH Pointer Mode Differences.....	63
Table 32.	H1/H2 Pointer Types.....	64
Table 33.	Concatenation Indication Types.....	64
Table 34.	Pointer Interpreter State Diagram Transitions	65
Table 35.	STS Path Overhead Octets	67
Table 36.	RDI-P and ERDI-P Bit Settings and Interpretation.....	70
Table 37.	PMTICK Counters.....	73
Table 38.	Defects and Anomalies	74
Table 39.	TOSI/ROSI Addresses.....	77
Table 40.	Control Codes.....	82
Table 41.	Checker Status Bits.....	86
Table 42.	Status Register States	86
Table 43.	Technology Ability Field.....	94
Table 44.	Auto-Negotiation Timers	96
Table 45.	Advertised Ability Fields	97
Table 46.	Training Frame Lengths.....	99
Table 47.	Local Transmitter Equalization Registers and Bits.....	99
Table 48.	Coefficient Update Field	99
Table 49.	Increment/Decrement Register States	101
Table 50.	Status Report Field.....	101
Table 51.	Register Settings for Training.....	103
Table 52.	1x8097 (Shadowed to 1x0097)	105
Table 53.	Tx Output Waveform Requirements by Coefficient Update.....	106

Table 54.	Tx Output Waveform Requirements by Coefficient Status.....	106
Table 55.	DME Transcoding Block Signals	108
Table 56.	Firmware Writes during Arbitration	109
Table 57.	Firmware IEEE Registers	109
Table 58.	System Loopback Summary	110
Table 59.	Network Loopback Summary	110
Table 60.	MDIO Port Addresses Per Channel	114
Table 61.	Management Frame Format for Indirect Register Access.....	114
Table 62.	MDIO Register Address to RAM Address Mapping.....	116
Table 63.	Firmware Load Modes.....	117
Table 64.	JTAG Instruction Codes.....	123
Table 65.	Operating Modes for Pin Control.....	124
Table 66.	GPIO Functions.....	129
Table 67.	Rx PCS Activity Monitor States.....	131
Table 68.	Tx PCS Activity Monitor States.....	131
Table 69.	Temperature Monitor	132
Table 70.	Digital Temperature Monitor Control Register	132
Table 71.	Temperature Alarm Threshold Register.....	132
Table 72.	Temperature Alarm Register	133
Table 73.	XAUI Fail-Over Connections	134
Table 74.	Device ID (30x0000)	139
Table 75.	Device Revision (30x0001).....	139
Table 76.	Block Level Software Reset (30x0002).....	139
Table 77.	Fail-over Crosspoint Control (30x0003)	140
Table 78.	PMA Global Spare Control 0 (30x7F00)	141
Table 79.	PMA Global Spare Control 1 (30x7F01)	141
Table 80.	PMA Global Spare Status 0 (30x7F02).....	141
Table 81.	PMA Global Refclk Select (30x7F10)	141
Table 82.	PMA Global Refclk CMU Control (30x7F11).....	142
Table 83.	Factory Test Register (30x7FD4)	142
Table 84.	Temperature Monitor Threshold Settings (30x7FD5).....	143
Table 85.	Temperature Monitor Regs (30x7FD6).....	143
Table 86.	Factory Test Only	143
Table 87.	CRC Control/ Status (30x7FFF)	143
Table 88.	GPIO 0 Config/ Status (30x0100).....	144
Table 89.	GPIO 0 Config2 (30x0101)	145
Table 90.	GPIO 1 Config/ Status (30x0102)	146
Table 91.	GPIO 1 Config2 (30x0103)	148
Table 92.	GPIO 2 Config/ Status (30x0104).....	149
Table 93.	GPIO 2 Config2 (30x0105)	150
Table 94.	GPIO 3 Config/ Status (30x0106).....	151
Table 95.	GPIO 3 Config2 (30x0107)	153
Table 96.	GPIO 4 Config/ Status (30x0108)	154
Table 97.	GPIO 4 Config2 (30x0109)	155
Table 98.	GPIO 5 Config/ Status (30x010A).....	156
Table 99.	GPIO 5 Config2 (30x010B)	158
Table 100.	GPIO 6 Config/ Status (30x0124).....	159
Table 101.	GPIO 6 Config2 (30x0125)	161
Table 102.	GPIO 7 Config/ Status (30x0126)	162
Table 103.	GPIO 7 Config2 (30x0127)	164
Table 104.	GPIO 8 Config/ Status (30x0128).....	165
Table 105.	GPIO 8 Config2 (30x0129)	167
Table 106.	GPIO 9 Config/ Status (30x012A).....	168
Table 107.	GPIO 9 Config2 (30x012B)	170
Table 108.	GPIO 10 Config/ Status (30x012C).....	171

Table 109.	GPIO 10 Config2 (30x012D)	173
Table 110.	GPIO 11 Config/ Status (30x012E)	174
Table 111.	GPIO 11 Config2 (30x012F).....	176
Table 112.	PMA_CTRL1: PMA Control 1 (1x0000)	177
Table 113.	PMA_STAT1: PMA Status 1 (1x0001)	178
Table 114.	PMA Device Identifier 1 (1x0002)	179
Table 115.	PMA Device Identifier 2 (1x0003)	179
Table 116.	PMA/PMD speed ability register bit definitions (1x0004)	179
Table 117.	PMA/PMD devices in package (1x0005)	179
Table 118.	PMA/PMD devices in package (1x0006)	180
Table 119.	PMA/PMD Control 2 Register (1x0007)	180
Table 120.	PMA/PMD Status 2 Register (1x0008)	180
Table 121.	PMD transmit disable register (1x0009)	181
Table 122.	PMD receive signal detect register (1x000A)	182
Table 123.	PMA/PMD package identifier (1x000E)	182
Table 124.	PMA/PMD package identifier (1x000F).....	183
Table 125.	KR Training control (1x0096)	183
Table 126.	KR Training status (1x0097)	183
Table 127.	KR Training LP coeff update (1x0098)	183
Table 128.	KR Training LP status report (1x0099).....	184
Table 129.	KR Training LD coeff update (1x009A).....	184
Table 130.	KR Training LD status report (1x009B).....	184
Table 131.	KR Training status (from Firmware) (1x8097)	184
Table 132.	KR Training LD coeff update (from Firmware) (1x809A)	185
Table 133.	KR Training Control 2 (1x8201)	185
Table 134.	KR Training Status 2 (1x8208)	186
Table 135.	KR Training pattern error count (1x8209)	186
Table 136.	KR Training Frames counted (1x820A)	186
Table 137.	KR Training Frames to count (1x820B).....	186
Table 138.	KR Training wait_timer setting (1x820C)	186
Table 139.	KR Training max_wait_timer setting 1 (1x820D).....	186
Table 140.	KR Training max_wait_timer setting 2 (1x820E)	187
Table 141.	KR FEC ability (1x00AA).....	187
Table 142.	KR FEC control 1 (1x00AB).....	187
Table 143.	KR FEC corrected lower (1x00AC)	187
Table 144.	KR FEC corrected upper (1x00AD)	187
Table 145.	KR FEC uncorrected lower (1x00AE)	188
Table 146.	KR FEC uncorrected upper (1x00AF)	188
Table 147.	KR FEC Control 2 (1x8300)	188
Table 148.	PMA_reset_LH (1x8000)	188
Table 149.	PMA_TXSTAT : PMA TX Status (1x8001).....	188
Table 150.	PMA_RXSTAT : PMA RX Status (1x8002)	189
Table 151.	PMA_RXEDCCTRL : PMA RX EDC Control (1x8003)	189
Table 152.	PMA_RXDATACTRL : PMA RX DATA Control (1x8004).....	189
Table 153.	PMA_FIFOCTRL : PMA FIFO Control (1x8011).....	189
Table 154.	PMA_TXDATACTRL : PMA TX DATA Control (1x8012)	190
Table 155.	PMA_TXOUTCTRL1: PMA TX Output Driver Control 1 (1x8013)	190
Table 156.	PMA_TXOUTCTRL2: PMA TX Output Driver Control 2 (1x8014)	190
Table 157.	PMA_TXRATECTRL: PMA TX Rate Control (1x8015)	191
Table 158.	PMA_TXRATECTRL: PMA TX Rate Control (1x8017)	191
Table 159.	PMA_TXRATECTRL: PMA TX Rate Control (1x8018)	191
Table 160.	PMA_RXRATECTRL: PMA RX Rate Control (1x8019).....	191
Table 161.	Factory Test Register (1x8030)	192
Table 162.	Factory Test Register (1x8031)	192
Table 163.	Factory Test Register (1x8034)	192

Table 164.	Factory Test Register (1x8035)	192
Table 165.	Factory Test Register (1x8036)	192
Table 166.	Factory Test Register (1x8037)	193
Table 167.	Factory Test Register (1x8038)	193
Table 168.	Factory Test Register (1x8039)	193
Table 169.	Factory Test Register (1x803A)	193
Table 170.	Factory Test Register (1x803B)	193
Table 171.	LOS Status (1x8141)	193
Table 172.	LOS_Detection_Source (1x8142)	194
Table 173.	Factory Test Register (1x8151)	194
Table 174.	Driver coeff PRESET settings for CM1 (1x8210)	194
Table 175.	Driver coeff PRESET settings for C0 and CP1 (1x8211)	194
Table 176.	Driver coeff INITIALIZE settings for CM1 (1x8212)	195
Table 177.	Driver coeff INITIALIZE settings for C0 and CP1 (1x8213)	195
Table 178.	Driver coeff step-size (1x8214)	195
Table 179.	RX_ALARM Control Register (1x9000)	195
Table 180.	TX_ALARM Control Register (1x9001)	196
Table 181.	RX_ALARM Status Register (1x9003)	196
Table 182.	TX_ALARM Status Register (1x9004)	196
Table 183.	RX Clock Output Control (1xA008)	197
Table 184.	TX Clock Output Control (1xA009)	197
Table 185.	Vendor Specific PMA Control 2 (1xA100)	197
Table 186.	Vendor Specific PMA Status 2 (1xA101)	198
Table 187.	Vendor Specific LOPC Status (1xA200)	199
Table 188.	Vendor Specific LOPC Control (1xA201)	199
Table 189.	Reset (1xAE00)	199
Table 190.	WIS_CTRL1: WIS Control 1 (2x0000)	200
Table 191.	WIS_STAT1: WIS Status 1 (2x0001)	201
Table 192.	WIS_DEVID1: WIS Device Identifier 1 (2x0002)	201
Table 193.	WIS_DEVID2: WIS Device Identifier 2 (2x0003)	202
Table 194.	WIS_SPEED: WIS Speed Capability (2x0004)	202
Table 195.	WIS_DEVPKG1: WIS Devices in Package 1 (2x0005)	202
Table 196.	WIS_DEVPKG2: WIS Devices in Package 2 (2x0006)	203
Table 197.	WIS_CTRL2: WIS Control 2 (2x0007)	203
Table 198.	WIS_STAT2: WIS Status 2 (2x0008)	204
Table 199.	WIS_TSTPAT_CNT: WIS Test Pattern Error Counter (2x0009)	204
Table 200.	WIS_PKGID1: WIS Package Identifier 1 (2x000E)	204
Table 201.	WIS_PKGID2: WIS Package Identifier 2 (2x000F)	204
Table 202.	WIS_STAT3: WIS Status 3 (2x0021)	205
Table 203.	WIS_REI_CNT: WIS Far-End Path Block Error Count (2x0025)	206
Table 204.	WIS_TXJ1: WIS Tx J1s (Octets 13-0) (2x0027-002D)	206
Table 205.	WIS_TXJ1B: WIS Tx J1s (Octets 15-14) (2x002E)	206
Table 206.	WIS_RXJ1: WIS Rx J1s (Octets 15-0) (2x002F-0036)	206
Table 207.	WIS_REIL_CNT1: WIS Far-End Line BIP Errors 1 (2x0037)	207
Table 208.	WIS_REIL_CNT0: WIS Far-End Line BIP Errors 0 (2x0038)	207
Table 209.	WIS_B2_CNT1: WIS L-BIP Error Count 1 (2x0039)	207
Table 210.	WIS_B2_CNT0: WIS L-BIP Error Count 0 (2x003A)	208
Table 211.	WIS_B3_CNT: WIS P-BIP Block Error Count (2x003B)	208
Table 212.	WIS_B1_CNT: WIS S-BIP Error Count (2x003C)	208
Table 213.	WIS_TXJ0: WIS Tx J0s (Octets 13-0) (2x0040-0046)	208
Table 214.	WIS_TXJ0B: WIS Tx J0s (Octets 15-14) (2x0047)	209
Table 215.	WIS_RXJ0: WIS Rx J0s (2x0048-004F)	209
Table 216.	EWIS_TXCTRL1: WIS Vendor Specific Tx Control 1 (2xE5FF)	209
Table 217.	EWIS_TXCTRL2: WIS Vendor Specific Tx Control 2 (2xE600)	209
Table 218.	Factory Test Register (2xE601)	210

Table 219.	Factory Test Register (2xE602)	211
Table 220.	Factory Test Register (2xE603)	211
Table 221.	Factory Test Register (2xE604)	211
Table 222.	Factory Test Register (2xE605)	211
Table 223.	Factory Test Register (2xE606)	211
Table 224.	EWIS_TX_A1_A2: E-WIS Tx A1/A2 Octets (2xE611)	211
Table 225.	EWIS_TX_Z0_E1: E-WIS Tx Z0/E1 Octets (2xE612)	211
Table 226.	EWIS_TX_F1_D1: E-WIS Tx F1/D1 Octets (2xE613)	212
Table 227.	EWIS_TX_D2_D3: E-WIS Tx D2/D3 Octets (2xE614)	212
Table 228.	EWIS_TX_C2_H1: E-WIS Tx C2/H1 Octets (2xE615)	212
Table 229.	EWIS_TX_H2_H3: E-WIS Tx H2/H3 Octets (2xE616)	212
Table 230.	EWIS_TX_G1_K1: E-WIS Tx G1/K1 Octets (2xE617)	212
Table 231.	EWIS_TX_K2_F2: E-WIS Tx K2/F2 Octets (2xE618)	213
Table 232.	EWIS_TX_D4_D5: E-WIS Tx D4/D5 Octets (2xE619)	213
Table 233.	EWIS_TX_D6_H4: E-WIS Tx D6/H4 Octets (2xE61A)	213
Table 234.	EWIS_TX_D7_D8: E-WIS Tx D7/D8 Octets (2xE61B)	213
Table 235.	EWIS_TX_D9_Z3: E-WIS Tx D9/Z3 Octets (2xE61C)	213
Table 236.	EWIS_TX_D10_D11: E-WIS Tx D10/D11 Octets (2xE61D)	214
Table 237.	EWIS_TX_D12_Z4: E-WIS Tx D12/Z4 Octets (2xE61E)	214
Table 238.	EWIS_TX_S1_Z1: E-WIS Tx S1/Z1 Octets (2xE61F)	214
Table 239.	EWIS_TX_Z2_E2: E-WIS Tx Z2/E2 Octets (2xE620)	214
Table 240.	EWIS_TX_N1: E-WIS Tx N1 Octet (2xE621)	214
Table 241.	Reserved (2xE622)	215
Table 242.	EWIS_TX_MSGLEN: E-WIS Tx Trace Message Length Control (2xE700)	215
Table 243.	EWIS_TXJ0: E-WIS Tx J0s 16-63 (2xE800-E817)	215
Table 244.	EWIS_RXJ0: E-WIS Rx J0s 16-63 (2xE900-E917)	215
Table 245.	EWIS_TXJ1: E-WIS Tx WIS J1s 16-63 (2xEA00-EA17)	216
Table 246.	EWIS_RXJ1: E-WIS Rx J1s 16-63 (2xEB00-EB17)	216
Table 247.	EWIS_RX_FRM_CTRL1: E-WIS Rx Frammer Control 1 (2xEC00)	216
Table 248.	EWIS_RX_FRM_CTRL2: E-WIS Rx Frammer Control 2 (2xEC01)	217
Table 249.	EWIS_LOF_CTRL1: E-WIS Loss of Frame Control 1 (2xEC02)	217
Table 250.	EWIS_LOF_CTRL2: E-WIS Loss of Frame Control 2 (2xEC03)	218
Table 251.	EWIS_RX_CTRL1: E-WIS Rx Control 1 (2xEC10)	218
Table 252.	EWIS_RX_MSGLEN: E-WIS Rx Trace Message Length Control (2xEC20)	219
Table 253.	EWIS_RX_ERR_FRC1: E-WIS Rx Error Force Control 1 (2xEC30)	219
Table 254.	EWIS_RX_ERR_FRC2: E-WIS Rx Error Force Control 2 (2xEC31)	220
Table 255.	EWIS_MODE_CTRL: E-WIS Mode Control (2xEC40)	222
Table 256.	Factory Test Register (2xEC41)	222
Table 257.	EWIS_PRBS31_ANA_CTRL: E-WIS PRBS31 Analyzer Control (2xEC50)	223
Table 258.	EWIS_PRBS31_ANA_STAT: E-WIS PRBS31 Analyzer Status (2xEC51)	223
Table 259.	EWIS_PMTICK_CTRL: E-WIS Performance Monitor Control (2xEC60)	223
Table 260.	EWIS_CNT_CFG: E-WIS Counter Configuration (2xEC61)	224
Table 261.	EWIS_CNT_STAT: E-WIS Counter Status (2xEC62)	225
Table 262.	EWIS_REIP_CNT1: E-WIS P-REI Counter 1 (MSW) (2xEC80)	225
Table 263.	EWIS_REIP_CNT0: E-WIS P-REI Counter 0 (LSW) (2xEC81)	225
Table 264.	EWIS_REIL_CNT1: E-WIS L-REI Counter 1 (MSW) (2xEC90)	225
Table 265.	EWIS_REIL_CNT0: E-WIS L-REI Counter 0 (LSW) (2xEC91)	226
Table 266.	B2 Rx debug (2xECA0)	226
Table 267.	EWIS_B1_ERR_CNT1: E-WIS S-BIP Error Counter 1 (MSW) (2xE CB0)	226
Table 268.	EWIS_B1_ERR_CNT0: E-WIS S-BIP Error Counter 0 (LSW) (2xE CB1)	226
Table 269.	EWIS_B2_ERR_CNT1: E-WIS L-BIP Error Counter 1 (MSW) (2xE CB2)	226
Table 270.	EWIS_B2_ERR_CNT0: E-WIS L-BIP Error Counter 0 (LSW) (2xE CB3)	227
Table 271.	EWIS_B3_ERR_CNT1: E-WIS P-BIP Error Counter 1 (MSW) (2xE CB4)	227
Table 272.	EWIS_B3_ERR_CNT0: E-WIS P-BIP Error Counter 0 (LSW) (2xE CB5)	227
Table 273.	Framer Debug 1 (2xED00)	227

Table 274.	Framer Debug 2 (2xED01)	227
Table 275.	Framer Debug 3 (2xED02)	227
Table 276.	Framer Debug 4 (2xED03)	228
Table 277.	Framer Debug 5 (2xED04)	228
Table 278.	RX SPE Debug Bus 1 (2xED05)	228
Table 279.	RX SPE Debug Bus 1 (2xED06)	228
Table 280.	RX SPE Debug Bus 2 (2xED07)	228
Table 281.	RX SPE Debug Bus 2 (2xED08)	228
Table 282.	EWIS_RXTX_CTRL: E-WIS Rx to Tx Control (2xEDFF)	228
Table 283.	EWIS_INTR_PEND1: E-WIS Interrupt Pending 1 (2xEE00)	229
Table 284.	EWIS_INTR_MASKA_1: E-WIS Interrupt Mask A 1 (2xEE01)	231
Table 285.	EWIS_INTR_MASKB_1: E-WIS Interrupt Mask B 1 (2xEE02)	232
Table 286.	EWIS_INTR_STAT2: E-WIS Interrupt Status 2 (2xEE03)	233
Table 287.	EWIS_INTR_PEND2: E-WIS Interrupt Pending 2 (2xEE04)	234
Table 288.	EWIS_INTR_MASKA_2: E-WIS Interrupt Mask A 2 (2xEE05)	236
Table 289.	EWIS_INTR_MASKB_2: E-WIS Interrupt Mask B 2 (2xEE06)	237
Table 290.	WIS_FAULT_MASK (2xEE07)	239
Table 291.	EWIS_INTR_PEND2: E-WIS Interrupt Pending 3 (2xEE08)	240
Table 292.	EWIS_INTR_MASKA_3: E-WIS Interrupt Mask A 3 (2xEE09)	240
Table 293.	EWIS_INTR_MASKB_3: E-WIS Interrupt Mask B 3 (2xEE0A)	241
Table 294.	Threshold Error Status (2xEE0B)	241
Table 295.	WIS REI-P Threshold Level 1 (2xEE10)	242
Table 296.	WIS REI-P Threshold Level 2 (2xEE11)	243
Table 297.	WIS REI-L Threshold Level 1 (2xEE12)	243
Table 298.	WIS REI-L Threshold Level 2 (2xEE13)	243
Table 299.	WIS B1 Threshold Level 1 (2xEE14)	243
Table 300.	WIS B1 Threshold Level 2 (2xEE15)	243
Table 301.	WIS B2 Threshold Level 1 (2xEE16)	244
Table 302.	WIS B2 Threshold Level 2 (2xEE17)	244
Table 303.	WIS B3 Threshold Level 1 (2xEE18)	244
Table 304.	WIS B3 Threshold Level 2 (2xEE19)	244
Table 305.	Factory Test Registers (2xEF00 to 2xEF15)	244
Table 306.	PCS_CTRL1: PCS Control 1 (3x0000)	244
Table 307.	PCS Status 1 (3x0001)	245
Table 308.	PCS Device Identifier 1 (3x0002)	246
Table 309.	PCS Device Identifier 2 (3x0003)	246
Table 310.	PCS speed ability register bit definitions (3x0004)	246
Table 311.	PCS devices in package (3x0005)	246
Table 312.	PCS devices in package (3x0006)	247
Table 313.	PCS Control 2 Register (3x0007)	247
Table 314.	PCS Status 2 Register (3x0008)	247
Table 315.	PCS package identifier (3x000E)	248
Table 316.	PCS package identifier (3x000F)	248
Table 317.	10Gbase-X Status (3x0018)	248
Table 318.	10Gbase-X Control (3x0019)	248
Table 319.	10GBASE-R PCS status 1 (3x0020)	248
Table 320.	10GBASE-R PCS status 2 (3x0021)	249
Table 321.	10GBASE-R PCS test pattern seed A 3 (3x0022)	249
Table 322.	10GBASE-R PCS test pattern seed A 2 (3x0023)	249
Table 323.	10GBASE-R PCS test pattern seed A 2 (3x0024)	250
Table 324.	10GBASE-R PCS test pattern seed A 2 (3x0025)	250
Table 325.	10GBASE-R PCS test pattern seed B 3 (3x0026)	250
Table 326.	10GBASE-R PCS test pattern seed B 2 (3x0027)	250
Table 327.	10GBASE-R PCS test pattern seed B 2 (3x0028)	250
Table 328.	10GBASE-R PCS test pattern seed B 2 (3x0029)	250

Table 329.	10GBASE-R PCS test-pattern control (3x002A)	251
Table 330.	10GBASE-R PCS test-pattern counter (3x002B)	251
Table 331.	Vendor Specific USR Test (3x8000)	251
Table 332.	Vendor Specific USR Test (3x8001)	252
Table 333.	Vendor Specific USR Test (3x8002)	252
Table 334.	Vendor Specific USR Test (3x8003)	252
Table 335.	Square Wave Pulse Width (3x8004)	252
Table 336.	Vendor Specific PCS Control (3x8005)	252
Table 337.	Vendor Specific Test Error Counter 0 (3x8007)	253
Table 338.	Vendor Specific Test Error Counter 1 (3x8008)	253
Table 339.	Factory Test Only (3x8009)	254
Table 340.	Factory Test Only (3x800C)	254
Table 341.	Factory Test Only (3x800D)	254
Table 342.	Factory Test Only (3x800E)	254
Table 343.	Factory Test Only (3x800F)	254
Table 344.	Factory Test Only (3x8010)	254
Table 345.	Factory Test Only (3x8011)	254
Table 346.	Factory Test Only (3x8012)	255
Table 347.	Factory Test Only (3x8013)	255
Table 348.	Factory Test Only (3x8014)	255
Table 349.	Factory Test Only (3x8015)	255
Table 350.	Loopback FIFOs stat/ctrl (3x8016)	255
Table 351.	Vendor Specific PCS 1G/3G BIST Control (3x8200)	256
Table 352.	Vendor Specific PCS 1G/3G BIST Status (3x8201)	256
Table 353.	(3xE600)	257
Table 354.	PCS BIST Control 1 (3xE61A)	257
Table 355.	PCS BIST Control 2 (3xE61B)	257
Table 356.	PCS BIST Error Counter (3xE61C)	257
Table 357.	PCS BIST Status (3xE61D)	258
Table 358.	PCS Interrupt Pending 1 (3xEE00)	258
Table 359.	PCS Interrupt WIS_INT0 Mask 1 (3xEE01)	259
Table 360.	PCS Interrupt WIS_INT1 Mask 1 (3xEE02)	260
Table 361.	PCS Interrupt error status (3xEE03)	260
Table 362.	Tx sequencing error count Threshold (3xEE04)	261
Table 363.	Rx sequencing error count Threshold (3xEE05)	261
Table 364.	Tx block encode error count Threshold (3xEE06)	261
Table 365.	Rx block encode error count Threshold (3xEE07)	261
Table 366.	Tx character encode error count Threshold (3xEE08)	261
Table 367.	Rx character encode error count Threshold (3xEE09)	261
Table 368.	FEC fixed error count Threshold (3xEE0A)	262
Table 369.	FEC fixed error count Threshold (3xEE0B)	262
Table 370.	FEC unfixable error count Threshold (3xEE0C)	262
Table 371.	FEC unfixable error count Threshold (3xEE0D)	262
Table 372.	PCS Spare Control/Status registers (3xEF00 to 3xEF15)	262
Table 373.	PHYXS_CTRL1: PHY XS Control 1 (4x0000)	262
Table 374.	PHYXS_STAT1: PHY XS Status1 (4x0001)	263
Table 375.	PHYXS_DEVID1: PHY XS Device Identifier 1 (4x0002)	264
Table 376.	PHYXS_DEVID2: PHY XS Device Identifier 2 (4x0003)	264
Table 377.	PHYXS_SPEED: PHY XS Speed Capability (4x0004)	264
Table 378.	PHYXS_DEVPKG1: PHY XS Devices in Package 1 (4x0005)	264
Table 379.	PHYXS_DEVPKG2: PHY XS Devices in Package 2 (4x0006)	265
Table 380.	PHYXS_STAT2: PHY XS Status 2 (4x0008)	265
Table 381.	PHYXS_PKGID1: WIS Package Identifier 1 (4x000E)	266
Table 382.	PHYXS_PKGID2: WIS Package Identifier 2 (4x000F)	266
Table 383.	PHYXS_STAT3: PHY XS Status 3 (4x0018)	266

Table 384.	PHYXS_TSTCTRL1: PHY XGXS Test Control 1 (4x0019)	267
Table 385.	PHYXS_TSTCTRL2: PHY XS Test Control 2 (4x8000)	267
Table 386.	PHYXS_TSTSTAT: PHY XS Test Pattern Check Status (4x8001)	268
Table 387.	Factory Test Register (4x8002)	268
Table 388.	Factory Test Register (4x8003)	268
Table 389.	Factory Test Register (4x8004)	268
Table 390.	Factory Test Register (4x8005)	268
Table 391.	Factory Test Register (4x8006)	269
Table 392.	Factory Test Register (4x8007)	269
Table 393.	Factory Test Register (4x8008)	269
Table 394.	Factory Test Register (4x8009)	269
Table 395.	Factory Test Register (4x800A)	269
Table 396.	PHYXS_TPERR_CTRL: PHY XS Test Pattern Error Counter Control (4x800B)	269
Table 397.	PHYXS_TPERR_CNT0: PHY XS Test Pattern Error Counter 0 (LSW) (4x800C)	270
Table 398.	PHYXS_TPERR_CNT0: PHY XS Test Pattern Error Counter 1 (MSW) (4x800D)	270
Table 399.	PHYXS_XAUI_CTRL1: PHY XS XAUI Control 1 (4x800E)	270
Table 400.	PHYXS_XAUI_CTRL2: PHY XS XAUI Control 2 (4x800F)	271
Table 401.	PHYXS_RXEQ_CTRL: PHY XS XAUI Rx Equalization Control (4x8010)	272
Table 402.	PHYXS_TXPE_CTRL: PHY XS XAUI Tx Pre-emphasis Control (4x8011)	272
Table 403.	PHYXS_RXLOS_STAT: PHY XS Rx Loss of Signal Status (4x8012)	273
Table 404.	PHYXS_RXSD_STAT: PHY XS Rx Signal Detect Status (4xE600)	274
Table 405.	Factory Test Register (4xE601)	274
Table 406.	PHYXS_TXPD_CTRL: PHY XS XAUI Tx Power Down Control (4xE602)	274
Table 407.	PHYXS_RXPD_CTRL: PHY XS XAUI Rx Power Down Control (4xE603)	275
Table 408.	FC_CJPAT_SEL (4xE604)	276
Table 409.	Factory Test Registers (4xE610 to 4xEF15)	277
Table 410.	Auto-Negotiation control (In IEEE802.3ap, clause 73 but not 45) (7x0000)	277
Table 411.	AN status (7x0001)	277
Table 412.	AN LD 1 (7x0010)	278
Table 413.	AN LD 2 (7x0011)	278
Table 414.	AN LD 3 (7x0012)	278
Table 415.	AN LP BP 1 (7x0013)	278
Table 416.	AN LP BP 2 (7x0014)	278
Table 417.	AN LP BP 3 (7x0015)	279
Table 418.	AN NP 1 (7x0016)	279
Table 419.	AN NP 2 (7x0017)	279
Table 420.	AN NP 3 (7x0018)	279
Table 421.	AN LP NP 1 (7x0019)	279
Table 422.	AN LP NP 2 (7x001A)	280
Table 423.	AN LP NP 3 (7x001B)	280
Table 424.	BPS (7x0030)	280
Table 425.	Factory Test Register (7x8001)	280
Table 426.	Factory Test Register (7x8013)	281
Table 427.	Factory Test Register (7x8014)	281
Table 428.	Factory Test Register (7x8015)	281
Table 429.	Factory Test Register (7x8019)	281
Table 430.	Factory Test Register (7x801A)	281
Table 431.	Factory Test Register (7x801B)	282
Table 432.	Factory Test Register (7x8030)	282
Table 433.	AN RX_CW 1 (7x8040)	282
Table 434.	AN RX_CW 2 (7x8041)	282
Table 435.	AN RX_CW 3 (7x8042)	282
Table 436.	ABILITY_MATCH_PAGE1 (7x8043)	282
Table 437.	ABILITY_MATCH_PAGE2 (7x8044)	282
Table 438.	ABILITY_MATCH_PAGE3 (7x8045)	283

Table 439.	ACK_MATCH_PAGE1 (7x8046)	283
Table 440.	ACK_MATCH_PAGE2 (7x8047)	283
Table 441.	ACK_MATCH_PAGE3 (7x8048)	283
Table 442.	AN Vendor Status (7x8100)	283
Table 443.	AN break_link_timer setting 1 (7x810E)	283
Table 444.	AN break_link_timer setting 2 (7x810F)	283
Table 445.	AN an_wait_timer setting 1 (7x8110)	284
Table 446.	AN an_wait_timer setting 2 (7x8111)	284
Table 447.	AN link_fail_inhibit_short_timer setting 1 (7x8112)	284
Table 448.	AN link_fail_inhibit_short_timer setting 2 (7x8113)	284
Table 449.	AN link_fail_inhibit_long_timer setting 1 (7x8114)	284
Table 450.	AN link_fail_inhibit_long_timer setting 2 (7x8115)	284
Table 451.	AN page_detect_timer setting 1 (7x8116)	284
Table 452.	AN page_detect_timer setting 2 (7x8117)	285
Table 453.	AN link_status_10G_timer setting 1 (7x8118)	285
Table 454.	AN link_status_10G_timer setting 2 (7x8119)	285
Table 455.	AN link_status_3G_timer setting 1 (7x811A)	285
Table 456.	AN link_status_3G_timer setting 2 (7x811B)	285
Table 457.	AN link_status_1G_timer setting 1 (7x811C)	285
Table 458.	AN link_status_1G_timer setting 2 (7x811D)	285
Table 459.	Factory Test Register (7x811E)	286
Table 460.	Factory Test Register (7x811F)	286
Table 461.	AN Hardware Arbitration State Machine state (7x8120)	286
Table 462.	Factory Test Register (7x8200)	287
Table 463.	Factory Test Register (7x8201)	287
Table 464.	Factory Test Register (7x8203)	288
Table 465.	Factory Test Register (7x8204)	288
Table 466.	Factory Test Register (7x8205)	288
Table 467.	Factory Test Register (7x8220)	288
Table 468.	Factory Test Register (7xEF00)	289
Table 469.	Factory Test Register (7xEF01)	289
Table 470.	Factory Test Register (7xEF02)	289
Table 471.	Factory Test Register (7xEF03)	289
Table 472.	Factory Test Register (7xEF10)	289
Table 473.	Factory Test Register (7xEF11)	289
Table 474.	Factory Test Register (7xEF12)	289
Table 475.	Factory Test Register (7xEF13)	290
Table 476.	DC_AGC_LOS Config1 (1xB0C0)	290
Table 477.	DC_OFF_Timer1 (1xB0C1)	292
Table 478.	DC_OFF_Timer2 (1xB0C2)	293
Table 479.	AGC_Config2 (1xB0C3)	293
Table 480.	AGC_Config3 (1xB0C4)	293
Table 481.	AGC_Config4 (1xB0C5)	294
Table 482.	LOS_Config2 (1xB0C6)	294
Table 483.	FFE DAC 0 Control (1xB000)	294
Table 484.	FFE DAC 1 Control (1xB002)	294
Table 485.	FFE DAC 2 Control (1xB004)	295
Table 486.	FFE DAC 3 Control (1xB006)	295
Table 487.	FFE DAC 4 Control (1xB008)	295
Table 488.	FFE DAC 5 Control (1xB00A)	295
Table 489.	FFE DAC 6 Control (1xB00C)	296
Table 490.	FFE DAC 7 Control (1xB00E)	296
Table 491.	FFE DAC 8 Control (1xB010)	296
Table 492.	DFE DAC 0 Control (1xB018)	296
Table 493.	DFE DAC 1 Control (1xB01A)	297

Table 494.	DFE DAC 2 Control (1xB01C)	297
Table 495.	DFE DAC 3 Control (1xB01E)	297
Table 496.	FFE 0 Offset Control (1xB020)	297
Table 497.	FFE 1 Offset Control (1xB022)	298
Table 498.	FFE 2 Offset Control (1xB024)	298
Table 499.	FFE 3 Offset Control (1xB026)	298
Table 500.	FFE 4 Offset Control (1xB028)	298
Table 501.	FFE 5 Offset Control (1xB02A)	299
Table 502.	FFE 6 Offset Control (1xB02C)	299
Table 503.	FFE 7 Offset Control (1xB02E)	299
Table 504.	FFE 8 Offset Control (1xB030)	300
Table 505.	DFE 0 Offset Control (1xB038)	300
Table 506.	DFE 1 Offset Control (1xB03A)	300
Table 507.	DFE 2 Offset Control (1xB03C)	301
Table 508.	DFE 3 Offset Control (1xB03E)	301
Table 509.	DC Sense Mux (1xB040)	301
Table 510.	Peak Detect (1xB042)	301
Table 511.	VGA0 Gain (1xB044)	302
Table 512.	VGA0 Boost (1xB046)	302
Table 513.	VGA1 Gain (1xB048)	302
Table 514.	VGA1 Boost (1xB04A)	302
Table 515.	VGA0 Offset (1xB04C)	302
Table 516.	VGA1 Offset (1xB04E)	302
Table 517.	Latch Offset (1xB050)	303
Table 518.	Evalue (1xB058)	303
Table 519.	Pattern (1xB05A)	303
Table 520.	Mask (1xB05C)	303
Table 521.	Count (1xB05E)	303
Table 522.	Error Sample Timing Fine Control (1xB060)	303
Table 523.	Error Sample Timing Coarse Control (1xB062)	304
Table 524.	Eoff (1xB064)	304
Table 525.	EPTR (1xB066)	304
Table 526.	ENTR (1xB068)	304
Table 527.	EDC Control Misc (1xB06A)	304
Table 528.	Ncounto1 (1xB070)	304
Table 529.	Ncounto2 (1xB072)	304
Table 530.	Ecounto1 (1xB074)	305
Table 531.	Ecounto2 (1xB076)	305
Table 532.	Ucounto1 (1xB078)	305
Table 533.	Dcounto1 (1xB07A)	305
Table 534.	(30x8000)	305
Table 535.	I2C Slave Device ID (30x8001)	306
Table 536.	Starting Slave Device Memory Location (30x8002)	306
Table 537.	Number of Bytes to be Read (30x8003)	306
Table 538.	Starting On-Chip Register Address to Store Read Data (30x8004)	306
Table 539.	Write Data (30x8005)	306
Table 540.	(30x800F)	306
Table 541.	Storage for Read Data (30x8010-801F)	307
Table 542.	MDIO and LVTTTL Inputs and Outputs	308
Table 543.	Reference Clock	309
Table 544.	MDIO Interface	309
Table 545.	SFI Input Receiver (SFI Point D)	310
Table 546.	Receive Path Input	310
Table 547.	1.25 Gbps SFI Input Jitter	311
Table 549.	10-Gigabit Serial Data Input for CRU	312

Table 548.	SONET 10G Input Jitter.....	312
Table 550.	SFI Output Driver (SFI Point B).....	315
Table 551.	SFI Output Specifications for Jitter Performance (SFI Point B).....	316
Table 552.	Transmit Path SFP+ Direct Attach Copper Output.....	316
Table 553.	Transmit Path SFI Direct Attach Copper Output.....	317
Table 554.	Transmit Path KR Output.....	318
Table 555.	Transmit Path KR Output Jitter.....	319
Table 556.	XAUI Input.....	319
Table 557.	XAUI Output.....	320
Table 558.	Reset.....	321
Table 559.	Reference Clock.....	321
Table 560.	Two-Wire Serial Interface.....	322
Table 561.	MDIO Interface.....	323
Table 562.	Clock Output.....	324
Table 563.	Recommended Operating Conditions.....	324
Table 564.	Stress Ratings.....	325
Table 565.	Microcontroller Pins.....	327
Table 566.	JTAG Interface Pins.....	327
Table 567.	Management Interface Pins.....	328
Table 568.	Ground Pins.....	328
Table 569.	Power Supply Pins.....	329
Table 570.	Receive Path Pins.....	329
Table 571.	Reference Clock Pins.....	330
Table 572.	Clock Pins.....	330
Table 573.	Test and Mode Control Pins.....	330
Table 574.	Transmit Path Pins.....	331
Table 575.	XAUI Pins.....	331
Table 576.	Reserved Pins.....	332
Table 577.	Thermal Resistances.....	339
Table 578.	Ordering Information.....	340

Revision History

This section describes the changes that were implemented in this document. The changes are listed by revision, starting with the most current publication.

Revision 2.0

Revision 2.0 of this datasheet was published in February 2011. This was the first publication of the document.

1 Product Overview

The VSC8488 device is a dual-channel WAN/LAN/BP (backplane) XAUI to SFP+/KR transceiver IEEE802.3ae and IEEE802.3ap standards.

The VSC8488 device is well suited for optical module, copper twinax cable, and backplane applications with its support for a wide variety of protocols, including 10 GbE LAN, 10 Gbs WAN, 40G/100G Ethernet, 1G Legacy Ethernet and 3.125G XAUI pass-through.

The VSC8488 device supports three different serial interfaces for register access (selectable through MODE pins): MDIO, two-wire serial slave, and two-wire serial master. Device management functions are controlled by a powerful on-device computational engine, which consists of a fully programmable microcontroller, 128 KB on-device RAM, and a bus interface unit (BIU) for communication between low-speed serial interfaces.


The microcontroller executes the EDC algorithm for fast adaptation to stressed signals and tracking variations in the incoming signal. Status and control bits in on-device registers provide monitors and signal integrity settings from various parts of the device.

The serial side supports 1.25 Gbps, 3.125 Gbps, and various 10 Gbps modes. Each channel consists of a receiver (Rx) and a transmitter (Tx) subsection featuring electronic dispersion compensation (EDC). Three programmable reference clock inputs (XREFCK, SREFCK, and WREFCK) support the various modes along with clock and data recovery (CDR) in the Rx and Tx subsections of all channels. Each channel of the VSC8488 device can be in a different mode within the limitations of the available reference clocks, while ensuring the Rx and Tx subsections within a channel are in the same mode.

Using a sophisticated FFE-DFE technology, the high-speed serial input receiver compensates for loss of optical and copper system performance or margin due to inter-symbol interference (ISI). The Rx channel also supports a Loss of Signal (LOS) function that can be implemented using firmware. The high-speed serial transmit output features a three-tap FIR filter output buffer fully compliant with the 10BASE-KR standard.

A 1.8 V and 1.2 V power supply is required for the data paths, along with an LVTTTL I/O power supply selectable from 1.2 V to 3.3 V. No special power supply sequencing is required, however a reset needs to be issued after stabilizing both the power supplies and the device that controls the configuration pins of the VSC8488 device. The following illustration shows a high-level block diagram for the VSC8488 device.

Figure 1. VSC8488 Block Diagram



1.1 Major Applications

The VSC8488 device has the following major applications.

- 10G Ethernet line cards
- 10G backplane connections

The following illustrations show the various applications.

Figure 2. SFP+ Application Diagram





Figure 3. Backplane Equalization Application Diagram



1.2 Features and Benefits

The main features of the VSC8488 device are as follows:

- IEEE802.3ap, IEEE802.3ae, INF8077i, INCITS T11 10GFC, and SFF8431 electrical (SFI) specification compliant
- 10.3125 Gbps, 9.95328 Gbps, and 1.25 Gbps or 3.125 Gbps pass-through
- Supports > 220 m of FDDI grade multi-mode fiber and Cu-SFP+
- Accessibility of the recovered clock from high-speed input and separate clock paths for CMU and CRU enable layer 1 support for synchronous Ethernet
- Three serial interface configuration support (MDIO, two-wire serial slave, and two-wire serial master)
- Support for SR/LR/LRM applications combined with up to 8-inches of FR4 circuit traces
- High-speed output drivers support KR specification and SFP+ performance
- Optional firmware to support full KR specifications including KR training
- Embedded microcontroller with on-board RAM for flexibility and reduction in system IC count
- VScope input signal monitoring integrated circuit for optimum eye opening and lower BER
- Fail-over support between channel 0 and 1
- Internal pattern generator and pattern checker functions, with various host-side and line-side loopbacks
- Test clock output to a primary pin, programmable to monitor various clock domains from all channels
- Temperature monitor with analog output readable through a primary pin, and digital output readable through registers

2 Functional Descriptions


This section describes the functional aspects of the VSC8488 device, including the functional block diagram, operating modes, and major functional blocks.

Each channel of the VSC8488 device has the following main sections:

- **PMA**
The PMA section contains the high-speed serial I/O interfaces, an EDC circuit, a 10G CMU, and various clocking scheme circuits.
- **WIS**
The WIS section contains the framing and de-framing circuits; and control and status registers to convert the data to be IEEE802.3ae WIS compliant.
- **PCS**
The PCS section is composed of the PCS transmit, PCS receive, block synchronization, and BER monitor processes. The PCS functions can be further broken down into encode or decode, scramble or descramble, and gearbox functions, as well as various test and loopback modes.
- **XAUI**
The XAUI section contains the 4 bit parallel XAUI I/O interface, the PHY-XS SerDes and a XAUI CMU.
- **KR**
KR training and autonegotiation support. The KR driver includes programmable equalization accomplished by a three-tap finite impulse response (FIR) structure. Three-tap delays are achieved by three flip-flops clocked by a 10 GHz clock.
- **Loopback**
The loopback sections describe the different loopbacks available in the VSC8488 device, including system and network loopbacks. The various loopbacks enhance the engineering debugging and manufacturing testing capability.
- **Management**
The Microprocessor Management section contains the core logic, the microprocessor, RAM, BIU, fail-through circuit, and the various serial management interface logic.

PMA, XAUI, PCS, WIS, and KR in each channel are identical unless otherwise specified. The following illustration shows a channel datapath block diagram of the VSC8488 device.

Figure 4. VSC8488 Channel Datapath Block Diagram



2.1 Transmit Operation for XAUI to SFI Mode

The PHY XS block receives four 8B/10B encoded 3.125 Gbps (3.1875 Gbps in SAN mode) data lanes, $XRX_{\pm}[0:3]$ (XAUI interface). The clock is recovered and the data is deserialized on each of the four lanes. Synchronization is performed before the data is passed into the 10B/8B decoders. The decoded data and accompanying control bits are then presented to the FIFO. The FIFO deskews the four lanes and presents the aligned data to the PCS.

The FIFO within the PCS transfers path timing from the PHY XS recovered clock by adding or deleting idle characters during inter-packet gaps (IPG) as needed, as defined in Table 49-1 of IEEE 802.3ae-2002, to the integrated clock multiplier unit (CMU), which is driven by an external reference clock.

The eight data octets (8-bit characters) and eight control bits pass through the 64b/66b encoder, which maps XGMII data to a single 66-bit transmission block, as defined in Figure 49-7 of IEEE 802.3ae-2002.

In the PCS block, the first two bits of the 66-bit block contain the sync header, which is used to establish block boundaries for the synchronization process during the receive operation. The remaining 64 bits contain the payload. The payload passes through the scrambler, which implements the polynomial $G(x) = 1 + x^{39} + x^{58}$. The sync header bypasses the scrambler and joins the scrambled payload at the 66:64 gearbox. The gearbox adapts between the 66-bit width of the blocks and the 64-bit width of the PMA or WIS interface.

In LAN or SAN mode ($WAN_STATUS=0$), the 64-bit wide data from the PCS is passed directly to the PMA. In WAN mode ($WAN_STATUS=1$), the 64-bit wide data is passed to the WIS. The WIS inserts the data from the PCS into SONET/SDH STS-192c frames and adds the required overhead. Within the PMA the data is serialized into the high-speed data stream (10.3125 Gbps in LAN mode, 10.51875 Gbps in SAN mode, and 9.95328 Gbps in WAN mode). The data stream and the divide by 64 clock (161.13 MHz in LAN mode, 164.35 MHz in SAN mode, and 155.52 MHz in WAN mode) are provided for line transmission on pins $TXOUT_{\pm}$ and $TXCKOUT$ respectively.

2.2 Receive Operation for SFI to XAUI Mode

High-speed NRZ serial data is received on pins $RXIN_{\pm}$ where it can be equalized for copper trace dispersion and presented to the CRU for clock recovery.

In LAN and SAN mode, the output of the CRU is deserialized to a 64-bit bus and presented to the PCS. In WAN mode, the output of the CRU is deserialized to a 64-bit bus and presented to the WIS. The WIS extracts the data from the SONET/SDH STS-192c frames and processes the overhead. The 64-bit wide data is then presented to the PCS.

In the PCS block, the input data is presented to the 66:64 gearbox. The 66-bit block is then aligned using the embedded two-bit sync header, which generates the 64-bit payload. The payload is descrambled using the polynomial $G(x) = 1 + x^{39} + x^{58}$. The descrambled payload and two-bit sync header pass through the 64b/66b decoder, where the block is mapped to valid XGMII data (eight octets) and control characters (eight bits).

The eight data octets and eight control bits are passed to the FIFO, where path timing is transferred from the divided (1/64) recovered clock to the divided (1/66) CMU clock.

During IPG, idle characters are added or deleted as necessary to adapt between the two clock rates.

The eight data octets and eight control bits are then presented to the PHY XS block, where it is 8b/10b encoded and serialized. The serialized code words are then transmitted four at a time on the four XAUI outputs, $XTX_{\pm[0:3]}$.

2.3 PMA

The VSC8488 PMA section consists of a receiver (Rx) and a transmitter (Tx) subsection. The receiver accepts data from the serial data input RXIN and sends the parallel data to the 64-bit parallel RXD[63:0] bit of the WIS or PCS block. A data rate clock RXCK64 (input data rate divided by 64) also accompanies the parallel data. The transmitter accepts 64-bit data from parallel TXD[63:0] bit of the WIS or PCS block and transmits at serial data output TXOUT. The transmitter subsection also provides a data rate divided by 64 clock (TXCK64).

A loopback at the 64-bit data path is also provided with a FIFO connecting the Rx and the Tx subsection. In this mode, the recovered clock from the Rx subsection is used as the reference clock for the Tx subsection forming a line timing system. The PMA also contains the Error Counter block as part of the EDC functionality.

The VSC8488 PMA also features a Reference Clock block that routes different reference clocks to the four-channel PMA receiver and transmitter subsection.

To support two different data rates on different channels, all three reference clock inputs, XREFCK, SREFCK, and WREFCK, are routable to both of the PMA receiver subsection using two independent paths, CRU0 and CRU1. Similarly, they are also routable to both channels of the PMA transmitter subsection using two independent paths, CMU0 and CMU1.

Each channel's Rx and Tx then chooses the path to use as its reference clock source for Rx CRU and Tx CMU respectively. The XREFCK is always needed regardless of the device's operating mode, because it provides the clock for the internal logic including register access.

Each channel of the PMA also has two fully programmable clock outputs, TXCKOUT and RXCKOUT, that can be used to output various clock domains from the PMA.

2.3.1 Supported Data Rates and Standards

The high-speed interface is capable of operating between 9.95 Gbps and 10.52 Gbps. The following table lists the supported data rates and standards.

Table 1. Supported Data Rates and Standards

Rate	Modules: XFP/SFP+	Backplane
1.25 Gbps		IEEE 802.3ap
3.125 Gbps		IEEE 802.3ap
9.95328 Gbps	IEEE 802.3ae	
10.3125 Gbps	IEEE 802.3ae	IEEE 803.ap
10.51875 Gbps	INCITS T11-10GFC	

2.3.2 Rate Auto-Negotiation

The VSC8488 device supports auto detection between 1.25 Gbps, 3.125 Gbps, and 10.3125 Gbps data rates, according to the IEEE 802.3ap auto negotiation standard. The auto negotiation/auto detection feature is implemented in the firmware by polling the Rx CRU Loss of Lock signal and switching the CRU rate selection to different rates until the Loss of Lock signal indicates a lock.

Rate auto-negotiation enables devices at both ends of a link segment to advertise abilities, acknowledge receipt, and discover the common modes of operation that both devices share, and to reject the use of operational modes that are not shared by both devices. Where more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function. The auto-negotiation function allows the devices to switch between the various operational modes in an orderly fashion, permits management to disable or enable the auto-negotiation function, and allows management to select a specific operational mode. The auto-negotiation function also provides a parallel detection function to allow backplane Ethernet devices to connect to other backplane Ethernet devices that have auto-negotiation disabled and interoperate with legacy devices that do not support clause 73 auto-negotiation.

2.3.3 Receiver (Rx) Subsection


The Rx subsection consists of a variable gain amplifier (VGA) input receiver, EDC circuitry with clock and data recovery, and a 1:64 demux. The incoming signal into the input receiver section must be SFI-compliant and conform to the specifications of SFF8431, INF8077i, or the referenced IEEE standards for 10 Gbps Ethernet applications.

2.3.3.1 Variable Gain Amplifier Input Receiver

The input signal is normalized using the variable gain amplifier (VGA) and then transmitted to the equalizer core where the signal compensation occurs. The VGA provides a constant signal level to the equalizer. The optimal VGA output reference level is controlled by the firmware.

The inputs are terminated internally with $50\ \Omega$ to RXINCM. This forms a $100\ \Omega$ equivalent impedance across the differential pair to terminate the differential mode signal and a center-tapped virtual ground brought out as the RXINCM pin to absorb common mode noise. The RXINCM pin must be AC-coupled to ground through a $0.1\ \mu\text{F}$ capacitor. The following illustration shows a diagram of the Rx input receiver.

Figure 5. Rx Input Receiver



2.3.3.2 Rx Equalizer

The equalizer implementation provides a high level of signal impairment compensation to ensure a robust link. In adaptive mode, the quality of the signal following the equalizer is continuously monitored, and the information is delivered to the on-device microcontroller to control the equalizer settings. The equalization algorithm optimizes FFE/DFE coefficients, AC and DC boost, and gain levels for robust performance. The algorithm is implemented by firmware. The register files provide access to various equalization settings.

The input buffer programmable equalizer can be used to compensate for the deterministic jitter. This equalization effectively reduces the ISI typically introduced by copper PCB traces. Typically for FR4 materials, low frequencies are attenuated less than high frequencies as a result of the skin effect and dielectric losses.

2.3.3.3 Rx Loss of Signal


The Loss of Signal (LOS) function is implemented in the firmware by monitoring the contents of incoming data using the eye mapper feature in the EDC block. The eye mapper monitors transition density in the incoming data. If the transition density falls below a certain number, the LOS alarm is declared; when the transition density goes above certain number, the LOS alarm is cleared.

The VSC8488 device performs LOS detection for copper interconnect applications that do not have an optical module to drive the Loss of Optical Carrier (LOPC) input. The result of the firmware's LOS detection algorithm is stored in register bit TBD. The contents of register TBD can also be routed off-device through GPIO pins to drive other downstream devices.

2.3.3.4 Rx Clock and Data Recovery

The Rx CDR block performs clock recovery on the incoming 10G signal from the RXIN pin. The recovered clock is used by the data recovery block to regenerate the data by sampling the output of the VGA input receiver. The data recovery section samples the waveform at the optimal phase and sets the output bit either high or low. The EDC circuit implementation automatically provides a maximally open eye at the sampling point. No manual adjustment of the sampling phase is required. The following illustration shows a diagram of the EDC block.

Figure 6. EDC Block Diagram



EDC is performed in two blocks, the Feed Forward Equalization (FFE) to compensate for pre-cursor distortion and Decision Feedback Equalization (DFE) to compensate for post-cursor distortion. The FFE is implemented in a series of tapped delayed lines. Output of each delay line goes to a summing node. The DFE is implemented in sampling D flip-flops that sample the output of the summing node. The output of the summing node also goes to a clock recovery unit and an eye mapper/monitor block. The CRU locks the VCO frequency and phase to the incoming data. The eye mapper block changes the sampling point of the summing node output and compares it with the result of the D flip-flops sampling. Using an EDC algorithm, the eye mapper maps the incoming data eye and automatically provides the optimum FFE and DFE for maximum open eye at the sampling point. The output of the EDC blocks is data demuxed from the high-speed data input. A divided down data clock is also provided at the parallel data interface.

Under normal operating conditions, the Rx CDR is locked to the incoming high-speed data stream. The CDR can be forced to lock to the input reference clock using register PMA_RXLCK2REF. When PMA_RXLCK2REF is set high, the receiver CDR locks to the CDR

reference clock. When PMA_RXLCK2REF is set low, the receiver CDR seeks to lock to the input data stream (normal operation). The following table lists the PMA_RXCLCK2REF register settings along with their results.

Table 2. Rx CDR Lock to Reference Settings

PMA_RXLCK2REF Setting	Result
0 (default)	Rx CDR lock to data stream (normal operation)
1	Rx CDR lock to reference clock

The CDR provides lock-detect circuitry, which indicates whether the CDR loop has achieved proper frequency and phase lock with the incoming data. The CDR can tolerate frequency deviations between the reference clock signal and the data stream of 150 ppm. The Rx loss of lock (register PMA_RXLOL) enters an alarm state in any of the following conditions:

- No valid input signal
- Reference clock frequency and data rate differ too much
- Division ratio for the reference clock is chosen incorrectly

The following table lists the results of the Rx loss of lock detection settings.

Table 3. Rx Loss of Lock Detection Settings

PMA_RXSTAT Setting	Results
0	Rx CDR Loss of Lock
1 (default)	Normal operation

2.3.3.5 Rx EDC Decision Threshold Control

The input receiver EDC decision threshold can be controlled through off-device forward error correction (FEC) feedback by writing to register 1×FFF3. In Telecom applications, this register controls how the firmware converges for optimal compensation. After the VSC8488 firmware reads and responds to register 1×FFF3, it writes 0 to this register to confirm receipt. The following table lists the EDC decision threshold guidelines. It might take multiple iterations to adjust DC offset.

Table 4. Decision Threshold Control

If the Corrected Bits Detected by FEC Are...	...Then Write This Value to 1×FFF3
More 1s than 0s	1
More 0s than 1s	2
Equal 1s and 0s	0 (no change to decision threshold)

Before writing a new value to register 1×FFF3, first verify it is set to 0, which indicates the firmware has confirmed receipt. The typical frequency of writing to register 1×FFF3 is approximately one second, using either the two-wire serial or MDIO interface.

2.3.3.6 Rx Data Rate Selection

The Rx CDR supports the following data rates:

- 10.3125 Gbps LAN mode
- 9.95328 Gbps WAN mode
- 10.51875 Gbps FC mode
- 1.25 Gbps Legacy Gigabit Ethernet pass-through mode
- 3.125 Gbps XAUI pass-through mode

Each of these modes requires a proper setting of the CDR reference clock source and the divide ratio in the CDR. The CDR reference clock is selected from two independent paths, CRU0 and CRU1, in the Reference Clock block. The CRU0 and CRU1 path can be programmed to route any one of the three reference clock inputs to the PMA. Register settings in 30x7F10.3:2 and 30x7F10.1:0 select the reference clock source for the CRU0 and CRU1 path. Register settings in 1x8019.5 then choose to either use the CRU0 or the CRU1 path as its reference clock source for each channel of the PMA Rx CDR.

The selected reference clock must have a correct clock rate according to the divide ratio setting of the CDR and the data rate setting of the CDR. Registers 1x8019.4:3 and 1x8019.2:1 determine the mode of the CDR, the data rate supported, the divide ratio, and the acceptable reference clock rate. Registers 1x8019.4:3 determine the Rx CDR divide ratio, and registers 1x8019.2:1 determine the data rate (10G, 3G, or 1G).

Note Not every combination of these registers will be valid. Be sure to exercise caution and test the settings of these two registers to ensure proper operations.

The following table summarizes the Rx CDR reference clock source selections.

Table 5. Rx CDR Reference Clock Source Selection

Register	Rx CDR Reference Clock Source
0 (default)	CRU0 path
1	CRU1 path

The following table summarizes the Rx CDR divide ratio and rate selections.

Table 6. Rx CDR Divide Ratio and Rate Selection

Register 1x8019.4:1	Mode	RXIN Data Rate (Gbps)	Rx CDR VCO (GHz)	Divide Ratio	Reference Clock Rate (MHz)
0100 (default)	LAN	10.3125	10.3125	66	156.25 ⁽¹⁾
	FC	10.51875	10.51875	66	159.375
0000	LAN	10.3125	10.3125	64	161.1328125
	WAN	9.95328	9.95328	64	155.52
001x	1G	1.25	10.000	64	156.25 ⁽¹⁾
1x01	3G	3.125	9.375	60	156.25 ⁽¹⁾

1. The 156.25 MHz reference clock is supported in all three data rate modes, 10G, 3G, and 1G. The register 1x8019.2:1 sets the Rx CDR data rate mode and must be used together with the register 1x8019.4:3 to set the Rx CDR divide ratio appropriate for the selected mode.

2.3.3.7 Rx Data Path Control

The RXIN data goes to a 1:64 demux, becoming a 64-bit bus. There are several settings related to the 64-bit bus from RXIN, as listed in the following table.

Table 7. Rx Data Bus Control

Function	Register	Settings
Bus polarity	1x8004.2	0: Polarity normal (default) 1: Polarity inverted
MSB selection	1x8004.4	0: MSB is bit 63 1: MSB is bit 0 (default)
Data squelch	1x8004.3	0: Data normal (default) 1: Data squelch

2.3.3.8 External Capacitors

For loop filter control and to minimize the impact of common mode noise, especially power supply noise, the on-device CDR requires external 1.0 μ F capacitors that are connected between pin RXCRUFILT and ground. These capacitors should be a multilayer ceramic dielectric with at least a 5 V working voltage rating. X7R dielectric capacitors provide better temperature stability and are recommended for this application. In addition, the RXINCM pin needs to be AC-coupled to ground using a 0.1 μ F capacitor.

2.3.4 VScope Input Signal Monitoring Integrated Circuit

The VScope input signal monitoring integrated circuit displays the input signal after the input EDC chain, but before it is digitized by the CDR. There are two primary configurations, as follows:

Unity Gain Amplifier monitors the 10 Gbps input signals before signal processing and equalization.

The VScope input signal monitoring integrated circuit acts as a virtual scope to effectively observe the received data signal as presented to the EDC, before it has been processed. The autonomous adaptive filter taps must first be disabled and the front-end receiver, along with FFE tap parameters, must be set for operation as a linear, unity gain amplifier. In this mode, all DFE taps are set to zero. This mode does not require an adaptive algorithm.

Link Monitor provides the link margin after EDC signal processing.

VScope input signal monitoring integrated circuit enables design engineers and system developers to readily evaluate the effectiveness of the EDC processing capability for a given application environment. Additionally, signals can be monitored remotely without disrupting the data integrity of a live data path. By monitoring the health of a given link, optical or electrical, various types of signal degradation can be identified and corrected. This mode requires an adaptive algorithm to optimize the EDC equalizer.

2.3.5 Transmitter (Tx) Subsection

The Tx subsection consists of a 64:1 mux, a CMU, and an SFI-compliant output driver. The output buffer also supports the 10BASE-KR specifications with delay-tapped de-emphasis. The clock multiplication unit (CMU) generates the high-speed transmit

clock from the various reference clock input. The on-device CMU uses a low phase noise reactance-based VCO.

The Tx CMU has a loss of lock alarm that is reported in register 1x8001.0. In the event of loss of lock the register is set to 0. The following table lists the lock status for the 1x8001.0 register settings.

Table 8. Tx Loss of Lock Detection Settings

Register 1x8001.0	Tx CMU Lock Status
0	Tx CMU Loss of Lock
1 (default)	Normal operation

2.3.5.1 Tx Data Rate Selection

An integrated clock multiplication unit generates the high-speed transmit clock from the reference clock. The CMU uses a low phase noise reactance-based VCO to ensure good jitter performance. The Tx CMU supports the following data rates:

- 10.3125 Gbps LAN mode
- 9.95328 Gbps WAN mode
- 10.51875 Gbps FC mode
- 1.25 Gbps Legacy Gigabit Ethernet pass-through mode
- 3.125 Gbps XAUI pass-through mode

As is the case with the CDR in the Rx subsections, the proper settings on the reference clock source and the CMU divide ratio are required for proper operation. CMU0 and CMU1 are the two independent paths from the reference clock block to the Tx CMU. The Tx CMU reference clock can be any one of the two paths (CMU0 and CMU1), the Rx CDR recovered clock, or the XAUI recovered clock. Register 1x8017.3:1 selects the source of the reference clock to the CMU. The selected reference clock must have a correct clock rate according to the divide ratio setting of the CMU (set by register 1x8017.5:4). Not every combination of 1x8017.3:1 and 1x8017.5:4 will be valid. Users must exercise caution in setting these two registers to ensure proper operation.

The clock enhanced circuit can be selected to be on the CMU0 path. This circuit removes some extra jitter that is usually associated with larger clock multiplier, say 64x or 66x. Generally it is not needed with clock multiplier 16x. This enhancement circuit is not available in the CMU1 path.

The following table summarizes the Tx CMU reference clock source selections.

Table 9. Tx CMU Reference Clock Source Selection

Register PMA_TXREFSEL[2:0]	Tx CMU Reference Clock Source
00x	CMU0
01x (default)	CMU1
1x0	PMA Rx CDR recovered clock (divide by 64 only)
1x1	XRCVCK XAUI recovered clock (divide by 48 only)

Note: All other PMA_TXREFSEL[2:0] combinations are invalid.

The following table summarizes the Tx CMU divide ratio selections.

Table 10. Tx CMU Divide Ratio Selection

Register 1x8017.5:4	Mode	TXOUT Data Rate (Gbps)	Tx CMU VCO (GHz)	Divide Ratio	Reference Clock Rate (MHz)
00 (default)	LAN	10.3125	10.3125	66	156.25
	FC	10.51875	10.51875	66	159.375
01	LAN64	10.3125	10.3125	64	161.1328125
	WAN	9.95328	9.95328	64	155.52
	1G	1.25	10	64	156.25
10	LAN16	10.3125	10.3125	16	644.53125
	WAN16	9.95328	9.95328	16	622.08
11	3G	3.125	9.375	48	See note ⁽¹⁾

1. Clock rate is for internal use only (not visible to user).

2.3.5.2 Tx Data Path Control

In the transmitter subsection, the 64-bit bus goes to a 64:1 mux, becoming high-speed data transmitted by the TXOUT pin. The following table summarizes the Tx transmit 64-bit bus settings.


Table 11. Tx Transmit Data Bus Control

Function	Register	Settings
Bus polarity	1x8012.3	0: Polarity normal (default) 1: Polarity inverted
MSB selection	1x8012.2	0: MSB is bit 63 1: MSB is bit 0 (default)
Data squelch	1x8012.1	0: Data normal (default) 1: Data squelch

2.3.5.3 10BASE-KR Output Driver

The high-speed output driver includes programmable equalization accomplished by a three-tap finite impulse response (FIR) structure. The three-tap delays are achieved by three flip-flops clocked by a 10 GHz clock, as shown in the following illustration. Coefficients C(-1), C(0) and C(+1) adjust the pre-cursor, main-cursor, and post-cursor of the output waveform. The coefficients are independently adjusted by control bits 1x8013.4:0, 1x8014.12:8, and 1x8014.5:0, respectively. The bits for each coefficient are decoded in a thermometer fashion to achieve linear coefficient adjustment. The three delayed data streams, after being properly strength adjusted by their coefficients, are summed by a summing amplifier. The output driver meets the requirements defined in IEEE 802.3ap Clause 72.


Figure 7. 10BASE-KR Output Driver



The final output stage has 50 Ω back-termination with inductor peaking. The output slew rate is controlled by adjusting the effectiveness of the inductors using register 1×8013.11:8.

The test pattern for the transmitter output waveform is the square wave test pattern with at least eight consecutive 1s. The following illustration shows the transmitter output waveform test, based on voltages Δ1 through Δ6, Δ2, and Δ5.

Figure 8. KR Test Pattern



The output waveform is manipulated through the state of the coefficient C(-1), C(0), and C(+1). The following table lists the changes in the output waveform resulting from coefficient changes.

Table 12. Tx Transmit Output Waveform Changes by Coefficient Update

Coefficient Update			Typical Changes		
C(+1) 63 steps 1x8014.5:0	C(0) 31 steps 1x8014.12:8	C(-1) 31 steps 1x8013.4:0	$V_1(k) - V_1(k-1)$ mV	$V_2(k) - V_2(k-1)$ mV	$V_3(k) - V_3(k-1)$ mV
Increment	Hold	Hold	-6.25	12.5	6.25
Decrement	Hold	Hold	6.25	-12.5	-6.25
Hold	Increment	Hold	6.25	12.5	6.25
Hold	Decrement	Hold	-6.25	-12.5	-6.25
Hold	Hold	Increment	6.25	12.5	-6.25
Hold	Hold	Decrement	-6.25	-12.5	6.25

The following table lists the adjustment ranges for the output driver slew rate control register settings.

Table 13. Tx output Slew Rate Control Setting

1x8013.11:8	Slew Rate
0x0	Minimum
0xF	Maximum

The rise time and fall time can be adjusted to support various data rates for Fibre Channel slew rate requirements. The following table lists the register rise time and fall time control register settings.

Table 14. Tx Output Driver Rise/Fall Time Control (Informative)

1x8018.7:6	Slew Rate
00	10G
01	3G
10	Reserved
11	1G

The following table lists the KR driver typical DC swing for the different combinations of tap current and slew rate settings.

Table 15. Tx Transmit Data Bus Control

Slew 1x8013.11:8	C(-1) Pre-Cursor 1x8013.4:0	C(0) Main Cursor 1x8013.12:8	C(+1) Post Cursor 1x8013.5:0	Swing (mV)
0000	01111	11111	000000	400
0000	11111	11111	000000	500
0000	00000	11111	000000	300
0000	01111	11111	111111	<10

2.3.5.4 PMA Loopback

A loopback at 64-bit data interface from the Rx subsection to the Tx subsection is supported. This is loopback K in Channel Datapath Block Diagram. To select the loopback, set register 1x8012.4 to 0. When the loopback is selected, the reference clock of the Tx CMU has to come from the recovered clock of the Rx CDR and the CMU is set in divide by 64 mode. In other words, the register 1x8017.3:1 has to be set to 1x0 and register 1x8017.5:4 has to be set to 01. The FIFO in the loopback path takes care of any phase difference between the TXD[63:0] and RXD[63:0].

Table 16. PMA Loopback

Register 1x8012.4	Mode	Condition
0	Loopback Mode	1x8017.3:1 = 1x0 1x8017.5:4 = 01
1	Normal Mode	N/A

2.3.5.5 PMA Linetime

It is also possible to drive the PMA Tx CMU reference clock from the Rx CDR recovered clock divide by 64 without looping back the data. The Tx subsection 64-bit data is coming from TXD[63:0] from the core normally, but the Tx transmit data rate is synchronous with the Rx receive incoming data rate. This mode is known as linetime mode and is set by writing 1x0 register 1x8017.3:1 and 01 to register 1x8017.5:4 while keeping 1x8012.4 register 0.

Note that in Loopback mode, the PMA has to be in Linetime mode as well. However, PMA Linetime mode does not necessarily means Loopback mode.

Table 17. PMA LINETIME

Register	Value	Mode
1x8017.3:1	1x0	Linetime
1x8017.5:4	01	
1x8012.4	0	

2.3.5.6 External Capacitors

For loop filter control and to minimize the impact of common mode noise, especially power supply noise, the on-device PLL require external 1.0 μ F capacitors that are connected between pins CMUFILT and GND for the CMU. This capacitor should be a multilayer ceramic dielectric with at least a 5 V working voltage rating. X7R dielectric capacitors will provide better temperature stability and are recommended for this application.

2.3.6 Reference Clock

There are three differential input CML level reference clocks, XREFCK, WREFCK and SREFCK. These reference clocks are managed by a Reference Clock block for distribution to both Rx and Tx subsections. This block also routes the XREFCK to the core logic and to the XAUI block.

The three reference clock inputs are routable to both PMA receiver subsections with two fully independent lines. CRU0 and CRU1. The reference clock inputs are also routable to all to both PMA transmitter subsections with two fully independent lines, CMU0 and CMU1, as shown in the following table.

The CRU0 and CRU1 paths can be selected to be either XREFCK, WREFCK/4, WREFCK, or SREFCK by setting registers 30x7F10.3:2 and 30x7F10.1:0. There is no SREFCK/4 choice for CRU0 and CRU1 paths. It means that the SREFCK frequency at the divide-by-16 rate is coming into the part and the Tx CMU is using the SREFCK directly and the Rx CRU cannot use the SREFCK as its reference clock source. The following table lists the register settings for the CRU0 and CRU1 paths.

Table 18. CRU0 and CRU1 Paths Source Selection

Register 30x7F10.3:2 and 30x7F10.1:0	CRU0 and CRU1 Path
00 (default)	XREFCK
01	WREFCK/4
10	WREFCK
11	SREFCK

Both the CMU0 and CMU1 paths can be selected to be either XREFCK, WREFCK, or SREFCK with the optional divide by 4 for WREFCK and SREFCK. The CMU0 path is controlled by register 30x7F10.8:6. The CMU1 path is controlled by register 30x7F10.5:4. The optional divide by 4 is a circuit shared by CMU0 and CMU1. The WREFCK divide by 4 is enabled by register 30x7F10.10, and the SREFCK divide by 4 is enabled by register 30x7F10.9. The following table lists the register settings for the CMU0 path.

Table 19. CMU0 Path Source Selection

Register 30x7F10.8:6	CMU0 Path
x0x (default)	XREFCK
x10	WREFCK
x11	SREFCK

The following table lists the register settings for the CMU1 path.

Table 20. CMU1 Path Source Selection

Register 30x7F10.5:4	CMU1 Path
0x (default)	XREFCK
10	WREFCK
11	SREFCK

For more information about the WREFCK and SREFCK divide by 4 register settings, see [Table 81](#), page 141.

The following is the common use for each of the reference clock inputs.

- SREFCK is used in synch-E LAN and WAN modes to drive Tx CMU though CMU0 path. In this mode, this clock is externally synced to the recovered output clock from any of the channels of the same device or of other devices, and used to drive

the Tx CMU directly. SREFCK is 156.25 MHz (divide by 66) in LAN mode and 155.52 MHz (divide by 64) or 622.08 MHz (divide by 16) in WAN mode.

- WREFCK is used in primarily WAN mode for both Tx CMU and Rx CRU. In WAN synch-E mode, this clock provides a WAN reference clock to the CRU only while the CMU runs off the SREFCK. WREFCK is 155.52 MHz (divide by 64) or 622.08 MHz (divide by 16).
- XREFCK is the PMA main clock during LAN single Reference Clock operation. This clock drives both Tx CMU and Rx CRU in LAN mode. In Sync-E LAN mode, this clock is used for CRU reference clock. This clock also supplies the serial interfaces/digital core and the XAUI block. This clock is 156.25 MHz and on all the time. The following table lists the PMA reference clock rates and modes.

Table 21. PMA Reference Clock Rates and Modes

Mode	SREFCK (MHz)	WREFCK (MHz)	XREFCK (MHz)	Tx CMU REFCLK	Rx CDR REFCLK	Tx divide by	Rx divide by
LAN single Ref Clk			156.25	XREFCK	XREFCK	66	66
FC			159.05	XREFCK	XREFCK	66	66
WAN64		155.52	156.25	WREFCK	WREFCK	64	64
WAN16		622.08	156.25	WREFCK	WREFCK/4	16	64
Sync-E LAN66	156.25 recovered		156.25	SREFCK	XREFCK	66	66
Sync-E WAN64	155.52 recovered	155.52	156.25	SREFCK	WREFCK	64	64
Sync-E WAN16	622.08 recovered	155.52	156.25	SREFCK	WREFCK	16	64
3.125G Pass-through			156.25	XAUI Recovered 195.3125 MHz	XREFCK	48	60
1.25G Pass-through			156.25	XAUI Recovered 156.25 MHz	XREFCK	64	64

In addition to the preceding modes, the PMA may also support other untested and unsupported modes with custom clock configurations. Contact your local Vitesse sales representative for support using other mode settings.

It is possible to support both 10G LAN and 10G WAN using different channels of the same device. However, if any one channel is to operate at the 10G Fibre Channel rate, then all channels in the device must operate at the 10G Fibre Channel rate. Mixing 10G Fibre Channel and LAN in the same device does not work. Mixing 10G Fibre Channel and WAN in the same device does not work either. XREFCK is the reference clock shared by all four XAUI channels. LAN/WAN data channels require the XAUI channel have a 156 MHz reference clock whereas the 10G Fibre Channel needs the XAUI channel's reference clock to be 159 MHz. There is no way to provide 156 MHz to one channel and 159 MHz to a different channel.

2.3.7 Clock Output

There are two independent and fully programmable clock outputs from the various clock sources in the PMA: RXCKOUT and TXCKOUT. RXCKOUT is primarily used in Sync-E applications and defaults to the Rx CDR recovered clock divided by 64. TXCKOUT is primarily used as a reference clock in XFP applications and defaults to Tx CMU divided by 64. The source for these two clock outputs can be changed by registers.

Table 22. PMA Clock Output Setting

Register 1xA008.3:0	RXCKOUT Source	Register 1xA009.3:0	TXCKOUT Source
0xxx (default)	Clock Output OFF	0xxx (default)	Clock Output OFF
1000	Rx CDR /66	1000	Tx CMU /64
1001	Rx CDR /64	1001	Tx CMU /66
1010	Tx CMU /64	1010	Rx CDR /66
1011	Tx CMU /66	1011	Rx CDR /64
1100	XAUI Test Clock	110x	Tx CMU REFCLK copy
1101	Reserved	1110	Rx CDR REFCLK copy
1110	Rx CDR /60	1111	XAUI Recovered Clock
1111	Reserved		

2.3.8 Synchronous Ethernet Support

The VSC8488 device PMA supports Synchronous Ethernet applications. The RXCKOUT clock output is used for the Sync-E clock source and can be routed outside the device to the clock distributor device. The external synchronous clock is routed to the SREFCK input of the PMA. The SREFCK can either be divide by 16, 64, or 66 of the desired rate. In Sync-E LAN mode, the Rx CDR reference clock is coming from XREFCK, and Tx CMU reference clock is coming from SREFCK. In this case, XREFCK is 156.25 MHz and SREFCK is 156.25 MHz sync with the recovered clock of one channel (Sync-E master clock). In Sync-E WAN mode, the Rx CDR reference clock is coming from WREFCK and Tx CMU reference clock is coming from SREFCK. In this case, the WREFCK is 155.52 MHz, and SREFCK can either be 155.52 MHz or 622.08 MHz sync with the recovered clock on one channel (Sync-E master clock).

In Sync-E applicationa, the recovered clock from clock output pin goes through an external clock distribution device. Note that the clock output pin from the PMA can only be a divide by 66 or a divide by 64 recovered clocks.

2.3.9 1.25 Gbps or 3.125 Gbps Mode

In these modes, the network side serial inputs runs in an oversampling mode at an equivalent line of 1.25 Gbps or 3.125 Gbps. This serial data stream is used to recover the clock. The recovered clock is used to transmit the same serial data stream (without processing) on Lane 0 or Lane 3 of the XAUI output interface. Similarly the XAUI input interface also accepts a 1.25 Gbps or 3.125 Gbps data stream on Lane 0 or Lane 3. This data stream is also routed to the network side serial outputs without processing. The network serial output data rate is synchronous with the incoming data rate on the XAUI input interface. The 1x8019.2:1 register sets the PMA rate mode.

In 1.25 Gbps mode, RXIN pin accepts a 1.25 Gbps data stream and demuxes it to 64-bit at RXD[63:0]. The Rx CDR VCO runs at 10 GHz and oversamples the incoming data eight times. The Rx CDR automatically determines the correct valid data bit in the 8-bit demux output data stream and copies the valid data bit into the invalid data bits forming a valid 8-bit continuous data stream. No special processing is required at 64-bit parallel data RXD[63:0]. The incoming data from the parallel interface arrives as a 64-bit data stream at TXD[63:0]. The parallel interface (XAUI) recovered clock is routed through XRCVCK reference clock input driving the Tx CMU. In this mode, the XRCVCK is 156.25 MHz. The Tx CMU VCO runs at 10 GHz and clock each 1.25 Gbps data bit eight times. The register 1x8017.3:1 must be set to 1x1 and register 1x8017.5:4 to 01 for 1.25 Gbps mode (divide by 64). The register 1x8019.4:3 must be set to 00 and 1x8019.2:1 must be set to 10.


Similarly, in 3.125 Gbps mode, RXIN pin accepts a 3.125 Gbps data stream and demux it to 64-bit at RXD[63:0]. The Rx CDR VCO is running at 9.375 GHz and oversample the incoming data 3 times. The incoming data from parallel interface arrives as 64-bit at TXD[63:0]. The XAUI recovered clock is coming through XRCVCK driving the Tx CMU. In this case the XRCVCK is 195.3125 MHz. The Tx CMU VCO is running at 9.375 GHz and clocks each 3.125 Gbps data bit 3 times. The register 1x8017.3:1 must be set to 101 and register 1x8017.5:4 to 11 for 3.125 Gbps mode (divide by 48). The register 1x8019.4:3 must be set to 1x and 1x8019.2:1 must be set to 01.

A single reference clock (XREFCK = 156.25 MHz) is required in all three 10G, 3G, and 1G Ethernet modes.

Table 23. PMA Rx Data Rate Mode

Register 1x8019.2:1	Rx Data Rate (Gbps)	Mode
00 (default)	10.3125 or 9.95328	WAN, LAN, KR
1x	1.25	KX
01	3.125	KX4

Figure 9. 3G, 1G Modes



Downloaded by Iqilbert@nevion.com on May 4, 2011 from Vitesse.com

2.3.10 Power Down Mode

The PMA supports power down mode. In this mode, most of the circuit is powered down to maintain minimum power consumption. In power down mode, the Tx KR output buffer, 64:1 Mux, 10G CMU, and a portion of the 1:64 Demux circuits are turned off. The Rx EDC and Rx CDR remain turned on during the power down mode.

The power down function is controlled by register PMA_PWRDN.

Table 24. PMA Power Down

Register PMA_PWRDN	
0 (default)	Normal operation
1	Power Down mode


2.3.11 Clock Distribution

Three types of REFCLK inputs (XREFCK, SREFCK, and WREFCK) can be selected for the CMU and CRU. XREFCK is needed all the time for the core logic regardless of LAN, WAN, or Sync-E mode. Two CMU clock paths and two CRU clock paths can be selected to meet the specific application. In the CMU0 clock path, a clock signal enhancer circuit could be added to improve the clock quality. Usually, it is needed for clock input used with multiplier $\times 66$ or $\times 64$.

On the clock outputs, the RXnCKOUT or TXnCKOUT can be set to one of these choices: CMU/64, CMU/66, CDR/64, CDR/66, and some test modes as indicated in the registers section. These clock outputs are provided on a per channel basis. The CMU/64 is commonly used for the reference clock of the XFP, and the CDR/64 or CDR/66 could be used as the recovered clock for Sync-E applications.

The choices for both the clock inputs and outputs are configurable through registers. The following illustration shows the reference clock distribution.

Figure 10. REFCLK Distribution



2.3.12 Operation Modes

The VSC8488 device is designed to support different modes of operations for IEEE802.3ae LAN and WIS, INCITS T11-10GFC, IEEE802.3ap, and Sync-E. The following list shows the recommended modes of operations and their clocking scheme setups.

- Regular LAN applications with XREFCK = 156.25 MHz
- Regular WIS applications with XREFCK = 156.25 MHz and WREFCK = 155.52 MHz
- Regular WIS applications with XREFCK = 156.25 Mhz and WREFCK = 622.08 MHz
- Sync-E LAN applications with XREFCK = 156.25 MHz and SREFCK = 156.25 MHz
- Sync-E WAN applications with XREFCK = 156.25 MHz and WREFCK = 155.52 MHz

- One channel in LAN and one channel in WIS with XREFCLK = 156.25 MHz and WREFCK = 622.08 MHz

XREFCK, SREFCK, and WREFCK are the three clock inputs to the VSC8488 device. The XREFCK is required in all modes of operation. It provides the clock to the core, the XAUI block, and is optionally used for the CMU and CRU blocks. In regular LAN mode, the XREFCK is used for the CMU and CRU block. In regular WIS mode, the WREFCK is used for the CMU and CRU block. In Sync-E LAN mode, the XREFCK provides the clock for the CRU, and the SREFCK is used for the CMU. In Sync-E WIS mode, the WREFCK provides the clock for the CRU, and the SREFCK is used for the CMU.

TXCLKOUT0/1 and RXCLKOUT0/1 are the two clock outputs per channel. Each output can be programmed to be CMU/64, CMU/66, CDR/64, and a copy of the XREFCK input. Usually, the CMU/64 is used for the clock input of the XFP module. The recovered clock CDR/64 is normally used by the system for the Sync-E clocking schemes.

Note The XAUI output data is based on the local XREFCK and not frequency locked to the recovered clock. The clock associated with the XAUI input data is not required to be frequency locked to the local XREFCK but it should be within ± 100 ppm to the XREFCK frequency.

The following table lists some recommended modes of operation with the corresponding registers setting and clock source configuration.

Table 25. Recommended Clock Operation Modes

Application	Clock Configuration	Register Settings
Regular LAN application	XREFCK = 156.25 MHz	Global Register 30x7F10 = 0x0100 30x7F11 = 0x00D2 Channel Register 0 and 1 1x8017 = 0x0020
Regular WIS application with 155.52 MHz WREFCK	XREFCK = 156.25 MHz WREFCK = 155.52 MHz	Global Register 30x7F10 = 0x01AA Channel Register 0 and 1 1x8017 = 0x0020 1x8019 = 0x0000 2x0007 = 0x0001
Regular WIS application with 622.08 MHz WREFCK	XREFCK = 156.25 MHz WREFCK = 622.08MHz	Global Register 30x7F10 = 0x00A5; Channel Register 0 and 1 1x8017 = 0x0024 1x8019 = 0x0000 2x0007 = 0x0001
Sync-E LAN application	XREFCK = 156.25 MHz SREFCK = 156.25 MHz ⁽¹⁾	Global Register 30x7F10 = 0x01C0 30x7F11 = 0x00D2 Channel 0 as master 1x8017 = 0x0022 1xA008 = 0x0009 Channel 1 as slave 1x8017 = 0x0020

Table 25. Recommended Clock Operation Modes (continued)

Application	Clock Configuration	Register Settings
Sync-E WIS application	XREFCK = 156.25 MHz WREFCK = 155.52 MHz (default from GUI) SREFCK = 155.52 MHz ⁽²⁾	Global Register 30x7F10 = 0x01EA Channel 0 as master 1x8017 = 0x0002 1x8019 = 0x0000 1xA008 = 0x0009 2x0007 = 0x0001 Channel 1 as slave 1x8017 = 0x0020 1x8019 = 0x0000 2x0007 = 0x0001
One channel in LAN and one channel in WIS with XREFCLK = 156.25 MHz and WREFCK = 622.08 MHz (no Sync-E)	XREFCK = 156.25 MHz WREFCK = 622.08 MHz	Global Register 30x7F10 = 0x0128 30x7F11 = 0x00D2 Channel 0 LAN Register 1x8017 = 0x0020 Channel 1 WIS Register 1x8017 = 0x0024 1x8019 = 0x0020 2x0007 = 0x0001

1. Provided from an external clock synthesizer, which takes the recovered clock from the VSC8488 device or from other PHYs in the system, cleans up the jitter, and generates a 156.25 MHz clock that is locked to the recovered clock. RXCLKOUT0 is set to CDR/64. The recovered clock is at /64 but the SREFCK is at /66. It is the responsibility of the external clock synthesizer to do the clock rate conversion. (The SREFCK can also be set at /64 so that the external clock synthesizer needs to do the jitter clean up but not the frequency conversion.)
2. Provided from an external clock synthesizer, which takes the recovered clock from the VSC8488 device or from other PHYs in the system, cleans up the jitter, and generate a 155.52 MHz clock that is locked to the recovered clock. RXCLKOUT0 is set to CDR/64. For Sync-E WIS mode, the recovered clock is at /64 and the SREFCK is also at /64.

2.4 WAN Interface Sublayer (WIS)

The WAN interface sublayer (WIS) is defined in IEEE 802.3ae Clause 50. The VSC8488 WIS block is fully compliant with this specification. The VSC8488 device offers additional controls, ports, and registers to allow integration into a wider array of SONET/SDH equipment. Clocking requirements are a critical component for SONET/SDH equipment as discussed in earlier sections.

In addition to the SONET/SDH features addressed by WIS as defined by IEEE, most SONET/SDH framers/mappers contain additional circuitry for implementing Operation, Administration, Maintenance and Provisioning (OAM&P). These framers/mappers also support special features to enable compatibility with legacy SONET/SDH solutions. Because the VSC8488 WIS leverages Vitesse industry leading framer/mapper technology it contains suitable features for standard SONET/SDH equipment. This includes the Transmit/Receive Overhead Serial Interfaces (TOSI/ROSI) commonly used for network customization and OAM&P, support for SONET/SDH errors not contained in the WIS standard, support for common legacy SONET/SDH implementations, and SONET/SDH jitter and timing quality.

2.4.1 Operation

WAN mode is enabled by asserting register bits. Status register bit 1xA101.3 indicates whether WAN mode is enabled. Both Rx and Tx paths have WAN mode either enabled or disabled. It is not possible to have WAN mode in the Tx path enabled while the Rx path is disabled, or vice versa. An "X" in the table represents a don't care state.

Table 26. WAN Mode Enable Logic


PMA_MODE (1x0007.2:0)	Inputs		Result
	PCS Type Selection (2x0007.0)	PCS Mode (3x0007.1:0)	WAN_STAT (1xA101.3)
000, 100, 101, 110, or 111	0	00	0
001, 010, or 011	X	X	
X	1	X	1
X	X	10	1

The transmit portion of the WIS maps data from the PCS through the WIS service interface and to the SONET/SDH synchronous payload envelope (SPE). It then generates path, line, and section overhead octets, scrambles the frame, and transmits the frame to the PMA Service Interface. The receive portion of the WIS does the following:

- Receives data from the PMA service interface
- Delineates octet and frame boundaries
- Descrambles the frame
- Processes section, line, and path overhead information that contain alarms and parity errors
- Interprets the pointer field
- Extracts the payload for transmittal to the PCS through the WIS service interface

The following illustration shows the WIS block diagram.


Figure 11. WIS Transmit and Receive Functions



Downloaded by Iqilbert@nevion.com on May 4, 2011 from Vitesse.com


The following illustration shows the WIS frame structure.

Figure 12. WIS Frame Structure




The following illustration shows the positions of the section and line overhead octets within the WIS Frame.

Figure 13. STS-192c/STM-64 Section and Line Overhead Structure



The following illustration shows the path overhead octet positions.

Figure 14. Path Overhead Octets



2.4.2 Section Overhead

The section overhead portion of the SONET/SDH frame supports frame synchronization, a tandem connection monitor (TCM) known as the Section trace, a high-level parity check, and some OAM&P octets. The following table lists each of the octets including their function, specification, and related information.

The VSC8488 device provides a mechanism to transmit a static value as programmed by the MDIO interface. However, by definition, MDIO is not fast enough to alter the octet on a frame-by-frame basis.

Table 27. Section Overhead

Overhead Octet	Function	IEEE 802.3ae WIS Usage	Recommended Value	WIS Extension
A1	Frame alignment	Supported	0xF6	Register (2xE611) TOSI and ROSI access.
A2	Frame alignment	Supported	0x28	Register (2xE611) TOSI and ROSI access.
J0	Section trace	Specified value	For more information, see "J0 (Section Trace)," page 56.	A 1-byte, 16-byte, or 64-byte trace message can be sent using registers 2x0040 to 2x0047, 2xE700, or 2xE800 to 2xE817 and received using registers 2x0048 to 2x004F, 2xEC20, and 2xE900 to 2xE917. TOSI and ROSI access.
Z0	Reserved for section growth	Unsupported	0xCC	Register 2xE612 TOSI and ROSI access.

Table 27. Section Overhead (continued)

Overhead Octet	Function	IEEE 802.3ae WIS Usage	Recommended Value	WIS Extension
B1	Section error monitoring (Section BIP-8)	Supported	Bit interleaved parity - 8 bits, as specified in T1.416	Using the TOSI, the B1 byte can be masked for test purposes. For each B1 mask bit that is cleared to 0 on the TOSI interface, the transmitted bit is left unchanged. For each B1 mask bit that is set to 1 on the TOSI interface, the transmitted bit is inverted. Using the ROSI, the B1 error locations can be extracted. Periodically latched counter (2xECB0-2xECB1) is available.
E1	Orderwire	Unsupported	0x00	Register 2xE612 TOSI and ROSI access.
F1	Section user channel	Unsupported	0x00	Register 2xE613 TOSI and ROSI access.
D1-D3	Section data communications channel (DCC)	Unsupported	0x00	Register 2xE613 to 2xE614 TOSI and ROSI access.


2.4.2.1 A1, A2 (Frame Alignment)

The SONET/SDH protocol is based on a frame structure that is delineated by the framing octets, A1 and A2. The framing octets are defined to be 0xF6 and 0x28 respectively. In the transmit direction all 192 A1 octets are sourced from the TX_A1 (2xE611.15:8) register whereas the A2 octets are sourced from the TX_A2 (2xE611.7:0) register.

In the receive direction, the frame aligner monitors the input bus from the PMA and performs word alignment. The frame alignment architecture is composed of a primary and secondary state machine. The variables are reflected in registers EWIS_RX_FRM_CTRL1 (2xEC00) and EWIS_RX_FRM_CTRL2 (2xEC01) that can be alternately reconfigured. The selected frame alignment and synchronization pattern have implications on the tolerated input BER. The higher the input BER, the less likely the frame boundary can be found. The chances of finding the frame boundary are improved by reducing the number of A1/A2 bytes required to be detected (using a smaller pattern width). According to the WIS specification, the minimum for all parameters allows a signal with an error tolerance of 10^{-12} to be framed.

The following illustration shows the primary synchronization state diagram.


Figure 15. Primary Synchronization State Diagram



Downloaded by Iqilbert@nevision.com on May 4, 2011 from Vitesse.com

The following illustration shows the secondary synchronization state diagram.

Figure 16. Secondary Synchronization State Diagram



Downloaded by Iqilbert@nevision.com on May 4, 2011 from Vitesse.com

The following table lists the variables for the primary state diagram.

Table 28. Framing Parameter Description and Values

Name	Description	IEEE 802.3ae Parameter	IEEE 802.3ae Range	Range	Default
Sync_Pattern width	Sequence of f consecutive A1s followed immediately by a sequence of f consecutive A2s. If f = 2, Sync_Pattern is A1A1A2A2.	f	2 to 192	0 to 16 Exceptions: If f = 0, Sync_Pattern is A1 + 4 MSBs of A2. If f = 1, Sync_Pattern is A1A1A2.	2
Hunt_Pattern width	Sequence of i consecutive A1s.	i	1 to 192	1 to 16.	4
Presync_Pattern A1 width	Presync_Pattern consists of a sequence of j consecutive A1s followed immediately by a sequence of k consecutive A2s.	j	16 to 190	1 to 16 If set to 0, behaves as if set to 1. If set to 17 to 31, behaves as if set to 16.	16
Presync_Pattern A2 width	Presync_Pattern consists of a sequence of j consecutive A1s followed immediately by a sequence of k consecutive A2s.	k	16 to 192	0 to 16 0 means only 4 MSB of A2 are used If set to 17 to 31, behaves as if set to 16.	16
SYNC state entry	Number of consecutive frame boundaries needed to be found after entering the PRESYNC state in order to enter the SYNC state.	m	4 to 8	1 to 15 If set to 0, behaves as if set to 1.	4
SYNC state exit	Number of consecutive frame boundary location errors detected before exiting the SYNC state.	n	1 to 8	1 to 15 If set to 0, behaves as if set to 1.	4

2.4.2.2 Loss of Signal (LOS)

The SONET/SDH Loss of Signal (LOS) alarm is tied to the PMA input receiver logic. The LOS (2x0021.6) alarm is a latch-high register; back-to-back reads provide both the event as well as status information. The LOS event also asserts the LOS_PEND (2xEF00.6) until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits LOS_MASKA (2xEF01.6) and LOS_MASKB (2xEF02.6).

When the near-end device experiences a LOS condition, it is possible to automatically transmit a remote defect indication (RDI-L) to the far end for notification purposes. The TXRDIL_ON_LOS (2xEE00.2), if asserted, overwrites the outgoing K2 bits with the RDI-L code. In the receive path, it is possible to force a AIS-L state (alarm assertion plus forcing the payload to an all ones state) upon a detection of an LOS condition. This is accomplished by asserting RXAISL_ON_LOS (2xEE00.5).

2.4.2.3 Loss of Optical Carrier (LOPC)

The input pin LOPC can be used by external optic components to directly assert the loss of optical power to the physical media device. Any change in level on the LOPC input asserts LOPC_PEND (2xEF04.11) until read. The current status of the LOPC input pin can be read using LOPC_STAT (2xEF03.11). The LOPC input can be active high or active low by setting the LOPC_POL_SEL (2xEC30.9) bit appropriately. The LOPCS_PEND bit can propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits LOPC_MASKA (2xEF05.11) and LOPC_MASKB (2xEF06.11).

When the near-end device experiences an LOPC condition, it is possible to automatically transmit a remote defect indication (RDI-L) to the far end to notify it of a problem. The TXRDIL_ON_LOPC (2xEE00.3), if asserted, overwrites the outgoing K2 bits with the RDI-L code. In the receive path, it is possible to force the receive framer into an LOF state, thereby squelching subsequent alarms and invalid payload data processing. This is accomplished by asserting RXLOF_ON_LOPC (2xEC30.8). Similar to the LOF condition forced upon an LOPC, the RXAISL_ON_LOPC (2xEE00.6) can force the AIS-L alarm assertion, plus force the payload to an all ones state to indicate to the PCS the lack of valid data, upon an LOPC condition.

2.4.2.4 Severely Errored Frame (SEF)

Upon reset, the VSC8488 device Rx WIS enters the out of frame (OOF) state with both the severely errored frame (SEF) and loss of frame (LOF) alarms active. The SEF defect is terminated when the framer enters the SYNC state. The framer enters the SYNC state after SYNC_ENTRY_CNT (2xEC01.7:4) plus 1 consecutive frame boundaries are identified. A SEF defect state is declared when the framer enters the out-of-frame (OOF) state. The frame changes from the SYNC state to the OOF state when SYNC_EXIT_CNT (2xEC01.3:0) consecutive frames with errored frame alignment words are detected. SEF is indicated by asserting SEF (2x0021.11). This register latches high providing a combination of interrupt pending and status information within consecutive reads.

An additional bi-stable interrupt pending bit SEF_PEND (2xEF00.11) is provided to propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits SEF_MASKA (2xEF01.11) and SEF_MASKB (2xEF02.11).

2.4.2.5 Loss of Frame (LOF)

An LOF occurs when an out-of-frame state persists for an integrating period of LOF_T1 (2xEC02.11:6) frames. To provide for the case of intermittent OOFs, when not in the LOF state, the integrating timer is not reset to zero until an in-frame condition persists continuously for LOF_T2 (2xEC02.5:0) frames. Once in the LOF state, this state is left when the in-frame state persists continuously for LOF_T3 (2xEC03.6:1) frames. The LOF state is indicated by LOF (2x0021.7) being asserted. This register latches high, providing a combination of pending and status information over consecutive reads.

An additional bi-stable interrupt pending bit LOF_PEND (2xEF00.7) is provided which can propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits LOF_MASKA (2xEF01.7) and LOF_MASKB (2xEF02.7).

When the near end device experiences an LOF condition, it might be required that the far end device be notified of the catastrophic condition. Transmitting an alarm indication signal (AIS-L) can accomplish this. If AISL_on_LOF (2xEE00.4) is asserted, the

transmit path is preempted by the AIS-L pattern whenever an LOF alarm condition is asserted.

When the near end device experiences an LOF condition, it is possible to automatically transmit a remote defect indication (RDI-L) to the far end to notify it of a problem. The TXRDIL_ON_LOF (2xEE00.1), if asserted, overwrites the outgoing K2 bits with the RDI-L code. In the receive path, it is possible to force a AIS-L state (alarm assertion plus forcing the payload to an all ones state) upon a detection of an LOF condition. This is accomplished by asserting RXAISL_ON_LOF (2xEE00.4).

2.4.2.6 J0 (Section Trace)

The J0 octet often carries a repeating message called the Section Trace Message. The default transmitted message length is 16-octets whose contents are defined in JO_TXMSG (2x0040-2x0047). If no active message is being broadcast, a default section trace message consisting of 15 octets of zeros and a header octet formatted according to Section 5 of ANSI T1.269-2000 is transmitted. The header octet for the 15-octets of zero would be 0x89. The default values of JO_TXMSG (2x0040-2x0047) do not contain the 0x89 value of the header octet, so software must write this value.

The J0 octet in the receive direction by default is assumed to be carrying a 16-octet continuously repeating section trace message. The message is extracted from the incoming WIS frames and stored in JO_RXMSG (2x0048-2x004F). The WIS receive process does not delineate the message boundaries, thus the message might appear rotated between new frame alignment events.

The VSC8488 device supports two alternate message types, a single repeating octet and a 64-octet message. The message type can be independently selected for the transmit and receive direction. The transmit direction is configured using JO_TXLEN (2xE700.3:2) and the JO_RXLEN (2xEC20.3:2) configures the receive path.

When the transmit direction is configured for a 64-octet message, the first 16 octets are programmed in JO_TXMSG (2x0040-2x0047) whereas the 48 remaining octets are programmed in JO_TXMSG64 (2xE800-2xE817). Likewise, the first 16 octets of the receive message are stored in JO_RXMSG (2x0048-2x004F) whereas the other 48 octets are stored in JO_RXMSG64 (2xE900-2xE917). The receive message is updated every 125 μ s with the recently received octet. Any persistency or message matching is expected to take place within the station manager.

2.4.2.7 Z0 (Reserved for Section Growth)

The WIS standard does not support the Z0 octet and requires transmission of 0xCC in the octet locations. A different Z0 value can be transmitted by configuring TX_Z0 (2xE612.15:8). The TX_Z0 default is 0xCC.

2.4.2.8 Scrambling/Descrambling

The transmit signal (except for row 1 of the section overhead) is scrambled according to the standards when SCR_EN (2xE600.12) is asserted, which is the default state. When deasserted, the scrambler is disabled.

The receive signal descrambler DESCR_EN (2xEC10.1) is enabled by default; however, by deasserting this bit the descrambler can be bypassed.

2.4.2.9 B1 (Section Error Monitoring)

The B1 octet is a bit interleaved parity-8 (BIP-8) code using even parity calculated over the previous STS-192c frame, post scrambling. The computed BIP-8 is placed in the following outgoing SONET frame before scrambling.

In the receive direction, the incoming frame is processed and a BIP-8 is calculated. The calculated value is then compared with the B1 value received in the following frame. The difference between the calculated and received octets are accumulated into B1_CNT (2x003C). This counter rolls over after the maximum count. This counter is cleared upon device reset.

The B1_ERR_CNT[1:0] (2xECB0 to 2xECB1) registers provide a count of the number of received B1 parity errors. This register is updated with the internal count value upon a PMTICK condition, after which the internal counter is reset to zero. When the counter is nonzero, the B1_NZ_PEND (2xEF04.7) event is asserted until read. A non-latch high version of this event, B1_NZ_STAT (2xEF03.7) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits B1_ERR_MASKA (2xEF05.7) and B1_ERR_MASKB (2xEF06.7).

The B1_ERR_CNT can optionally be configured to increment on a block count basis, a maximum increment of one per errored frame regardless of the number of errors received. This mode is enabled by asserting B1_BLK (2xEC61.11)

2.4.2.10 E1 (Section Orderwire)

The WIS standard does not support the E1 octet and requires transmission of 0x00 in the octet location. A different E1 value can be transmitted by configuring TX_E1 (2xE612.7:0), whose default is 0x00.

2.4.2.11 F1 (Section User Channel)

The WIS standard does not support the F1 octet and requires transmission of 0x00 in the octet location. A different F1 value can be transmitted by configuring TX_F1 (2xE613.15:8), whose default is 0x00.

2.4.2.12 DCC-S (Section Data Communication Channel)

The WIS standard does not support the DCC-S octets and requires transmission of 0x00 in the octet locations. Different DCC-S values can be transmitted by configuring TX_D1 (2xE613.7:0), TX_D2 (2xE614.15:8), and TX_D3 (2xE614.7:0), all of which default to 0x00.

2.4.2.13 Reserved, National, and Unused Octets

The VSC8488 device transmits 0x00 for all Reserved, National, and unused overhead octets.

2.4.3 Line Overhead

The line overhead portion of the SONET/SDH frame supports pointer interpretation, a per channel parity check, protection switching information, synchronization status messaging, far end error reporting, and some OAM&P octets. The following table lists each of the octets including their function, specification, and related information.

The VSC8488 device provides a mechanism to transmit a static value as programmed by the MDIO interface. However, by definition, MDIO is not fast enough to alter the octet on a frame-by-frame basis.

Table 29. Line Overhead Octets

Overhead Octet	Function	IEEE 802.3ae WIS Usage	Recommended Value	WIS Extension
H1-H2	Pointer	Specified value	SONET mode: STS-1: 0x62, 0x0A STS-n: 0x93, 0xFF SDH mode: STS-1: 0x6A, 0x0A STS-n: 0x9B, 0xFF	Register 2xE615 to 2xE616 TOSI and ROSI access.
H3	Pointer action	Specified value	0x00	Register 2xE616 TOSI and ROSI access.
B2	Line error monitoring (line BIP-1536)	Supported	Bit interleave parity-8, as specified in T1.416	Using the TOSI, the B2 bytes can be masked for test purposes. For each B2 mask bit that is cleared to 0 on the TOSI interface, the transmitted bit is left unchanged. For each B2 mask bit that is set to 1 on the TOSI interface, the transmitted bit is inverted. Using the ROSI, the B2 error locations can be extracted. Periodically latched counter (2xECB0-2xECB1) is available.
K1, K2	Automatic protection switch (APS) channel and line remote defect identifier (RDI-L)	Specified value	For information about K2 coding, see Table 30 , page 60	Register 2xE617 to 2xE618 TOSI and ROSI access.
D4-D12	Line data communications channel (DCC)	Unsupported	0x00	Register 2xE619 to 2xE61E TOSI and ROSI access.
S1	Synchronization messaging	Unsupported	0x0F	Register 2xE61F TOSI and ROSI access.
Z1	Reserved for Line growth	Unsupported	0x00	Register 2xE61F TOSI and ROSI access.
M0/M1	STS-1/N line remote error indication (REI)	M0 unsupported, M1 supported	0x00/number of detected B2 errors in the receive path, as specified in T1.416	TOSI and ROSI access. The VSC8488 device supports a mode that uses only M1 to back report REI-L (REI_MODE = 0) and another mode which uses both M0 and M1 to back report REI-L (REI_MODE = 1). For more information, see " B2 (Line Error Monitoring) ," page 59.

Table 29. Line Overhead Octets (*continued*)

E2	Orderwire	Unsupported	0x00	Register 2xE620 TOSI and ROSI access.
Z2	Reserved for Line growth	Unsupported	0x00	Register 2xE620 TOSI and ROSI access.

2.4.3.1 B2 (Line Error Monitoring)

The B2 octet is a BIP-8 value calculated over each of the previous STS-1 channels excluding the section overhead and pre-scrambling. As the B2 octet is calculated on an STS-1 basis, there are 192 B2 octets within an STS-192/STM-64 frame. Each of the 192 calculated BIP-8 octets are then placed in the outgoing SONET/SDH frame.

Note For SONET mode, when the number of errors detected in the B2 octet of a receive frame is greater than 255, the total count of detected errors is transmitted in more than one frame. Even when no B2 errors are detected in subsequent frames, the number of detected B2 errors going into an accumulator are limited to 255 if more than 255 errors are detected in a frame. The Tx framer pulls the REI-L count out of the accumulator when REI-L is transmitted to be compliant with T1-105.

In the receive direction, the incoming frame is processed, and a per STS-1 BIP-8 is calculated (excluding section overhead and after descrambling) and then compared to the B2 value in the following frame. Errors are accumulated into a 32-bit counter B2_CNT (2x0039-2x003A). This counter is non-saturating and so rolls over after its maximum count. The counter is cleared only on device reset.

An additional 32-bit B2 error counter is provided at B2_ERR_CNT (2xECB2-2xECB3), which is a saturating counter and is latched and cleared based upon a PMTICK event. Errors are accumulated since the previous PMTICK event. When the counter is nonzero, the B2_NZ_PEND (2xEF04.6) event is asserted until read. A non-latch high version of this event B2_NZ_STAT (2xEF03.6) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on mask enable bits B2_ERR_MASKA (2xEF05.6) and B2_ERR_MASKB (2xEF06.6).

The B2_ERR_CNT can optionally be configured to increment on a block count basis, a maximum increment of one per errored frame regardless of the number of errors received. This mode is enabled by asserting B2_BLK (2xEC61.10).

It is possible that two sets of B2 bytes (from two SONET/SDH frames) are received by the Rx WIS logic in a period of time when only one M0/M1 octet is transmitted. In this situation, one of the two B2 error counts delivered to the Tx WIS logic is discarded. This situation occurs when the receive data rate is faster than the transmit data rate. Similarly, when the transmit data rate is faster than the receive data rate, a B2 error count is not available for REI-L insertion into the M0/M1 octets of the transmitted SONET/SDH frame. A value of zero is transmitted in this case. This behavior is achieved by using a FIFO to transfer the detected B2 error count from the receive to transmit domains.

A FIFO overflow or underflow condition is not considered an error. Instead it is recovered from gracefully as previously described. A FIFO overflow or underflow eventually occurs unless the transmit and receive interfaces are running at the same average data rate. Because the received and transmitted frames can differ by, at most, 40 ppm (± 20 ppm) and still meet the industry standards, this “slip” can happen no more often than once every 3.1 seconds.

2.4.3.2 K1, K2 (APS Channel and Line Remote Defect Identifier)

The K1 and K2 octets carry information regarding Automatic Protection Switching (APS) and Line Remote Defect Identifier (RDI-L). The K1 octet and the most significant five bits of the K2 octet contain the APS channel information. The transmitted values can be configured at TX_K1 (2xE617.7:0) and TX_K2 (2xE618.15:8). The default values of all zeros are compliant with the WIS standard.

The three least significant bits within the K2 octet carry the RDI-L encoding, as defined by section 7.4.1 of ANSI T1.416-1999 and as shown in the following table.

Table 30. K2 Encodings

Indicator	K2 Value for Bits 6, 7, 8	Interpretation
RDI-L	110	Remote error indication. For the receive process, an RDI-L defect occurs after a programmable number of RDI-L signals are received in contiguous frames and is terminated when no RDI-L is received for the same number of contiguous frames. An RDI-L can be forced by asserting FRC_RX_RDIL (2x2xEC30.2). For the transmit process, the WIS standard does not indicate when or how to transmit RDI-L. The VSC8488 device provides the option of transmitting K2 by programming it through the TOSI, by programming it using the K2_TX MDIO register, or by programming it based on the contents of the K2_TX register with bits 6, 7, and 8 modified depending on the status of the following: LOPC, LOS, LOF, AIS-L and their associated transmit enable bits TXRDIL_ON_LOPC (2xEE00.3), TXRDIL_ON_LOS (2xEE00.2), TXRDIL_ON_LOF (2xEE00.1), and TXRDIL_ON_AISL (2xEE00.0).
AIS-L	111	Alarm indication signal (line) For the receive process, this is detected based on the settings of the K2 byte. When AIS-L is detected, the WIS link status is down and MDIO register 2x0021.4 is set high. This also contributes to errored second (ES) and severally errored second (SES) reports. For standard WIS operation, this is never transmitted.
Idle (normal)	000	Unless RDI-L exists, the standard WIS transmits idle.

Although the transmission of RDI-L is not explicitly defined within the WIS standard, the VSC8488 device allows the automatic transmission of RDI-L upon the detection of LOPC, LOS, LOF, or AIS-L conditions. These features are enabled by asserting RDIL_ON_LOPC (2xEE00.3), RDIL_ON_LOS (2xEE00.2), RDIL_ON_LOF (2xEE00.1), and RDIL_ON_AISL (2xEE00.0).

Note The RDI-L code of 110 is transmitted by the DUT only when Rx AIS-L is asserted. For example, if AIS-L is detected by the DUT for five continuous frames in the Rx direction, then the RDI-L code is transmitted for five frames in the Tx direction, not 20 frames as stated in the ANSI T1.105 specification.

The VSC8488 device can force an RDI-L condition independent of the K2 transmit value by asserting FRC_RDIL (2xE600.2). Likewise, an AIS-L condition can be forced by asserting FRC_AISL (2xE600.1). If both conditions are forced, the AIS-L value is transmitted.

In the receive direction, the RDI-L alarm (K2[6:8] = 110, using SONET nomenclature) and the AIS-L alarm (K2[6:8] = 111, using SONET nomenclature) are not asserted until the condition persists for a programmable number of contiguous frames. This value is programmable at APS_THRES (2xEC30.7:4) and is typically set to values of 5

or 10. The AIS-L is detected by the receiver after the programmable number of frames is received, and results in the reporting of AIS-P.

The WIS standard defines RDIL (2x0021.5) and AISL (2x0021.4) as a read only latch-high register, so a read of a one in this register indicates that an error condition occurred since the last read. A second read of the register provides the current status of the event as to whether the alarm is currently asserted. RDIL_PEND (2xEF00.5) and AISL_PEND (2xEF00.4) assert whenever the RDI-L or AIS-L state changes (assert or deassert). These interrupts have associated mask enable bits, RDIL_MASK/AISL_MASK (2xEF01.5:4/2xEF02.5:4), which, if enabled, propagate an interrupt to the WIS_INTA/B pins.

For test purposes, the VSC8488 device can induce an RDI-L condition in the receive direction independent of the received K2 value by asserting FRC_RX_RDIL (2xEC30.2). Likewise, an AIS-L condition can be forced in the receive direction by asserting FRC_RX_AISL (2xEC30.3).

2.4.3.3 D4 to D12 (Line Data Communications Channel)

The WIS standard does not support Line Data Communications Channel (L-DCC) octets (D4-D12) and recommends transmitting 0x00 within these octets. The D4-D12 transmitted values can be programmed at (2xE619-2xE61E). The register defaults are all 0x00. The receive L-DCC octets are only accessible through the ROSI port.

2.4.3.4 M0 and M1 (STS-1/N Line Remote Error Indication)

The M0 and M1 octets are used for back reporting the number of B2 errors received, known as remote error indication (REI-L). The value in this octet comes from the B2 error FIFO, as discussed with the B2 octet. The WIS standard does not support the M0 octet and recommends transmitting 0x00 in place of the M0 octet. However, the WIS standard supports the M1 octet in accordance with T1.416.

Two methods for back-reporting exist and are controlled by G707_2000_REIL (2xEC40.12). Because a single frame can contain up to 1536 B2 errors, whereas the M1 byte alone can only back report a maximum of 255 errors, a discrepancy exists. When G707_2000_REIL is deasserted, only the M1 byte is used and a maximum of 255 errors are back-reported. When G707_2000_REIL is asserted, two octets per frame are used for back reporting, the M1 octet and the M0 octet (not the first STS-1 octet, but the second STS-1 octet). In this mode, a total of 1536 errors can be back-reported per frame.

In the receive direction, the VSC8488 device detects and accumulate errors according to the G707_2000_REIL setting. The VSC8488 device deviates from the G.707 standard by not interpreting REI-L values greater than 1536 as zero. The WIS standard defines a 32-bit REI-L counter REIL_CNT (2x0037-2x0038). This counter is non-saturating and so rolls over after its maximum count. The counter is cleared only on device reset.

An additional 32-bit REI-L counter is provided at REIL_ERR_CNT (2xEC90-2xEC91), which is a saturating counter and is latched and cleared based upon a PMTICK event. Errors are accumulated since the previous PMTICK event. When the counter is nonzero, the REIL_NZ_PEND (2xEF04.2) event is asserted until read. A non-latch high version of this event REIL_NZ_STAT (2xEF03.2) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB based upon mask enable bits REIL_NZ_MASKA (2xEF05.2) and REIL_NZ_MASKB (2xEF06.2).

The REIL_ERR_CNT can optionally be configured to increment on a block count basis, a maximum increment of one per errored frame regardless of the number of errors received. This mode is enabled by asserting REIL_BLK (2xEC61.4).

2.4.3.5 S1 (Synchronization Messaging)

The S1 octet carries the synchronization status message and provides synchronization quality measures of the transmission link in the least significant 4 bits. The WIS standard does not support the S1 octet and requires the transmission of a 0x0F within the S1 octet. A value other than 0x0F can be programmed in TX_S1 (2xE61F).

2.4.3.6 Z1 and Z2 (Reserved for Line Growth)

The WIS standard does not support the Z1 or Z2 octets and requires the transmission of 0x00 in their locations. Different Z1 and Z2 values can be transmitted by programming the values at TX_Z1 (2xE61F) and TX_Z2 (2xE620) respectively.

2.4.3.7 E2 (Orderwire)

The WIS standard does not support the E2 octet and recommends transmitting 0x00 in place of the E2 octet. A value other than 0x00 can be transmitted by programming the intended value at TX_E1 (2xE620).

2.4.4 SPE Pointer

The H1 and H2 octets are used as a pointer within the SONET/SDH frame to locate the beginning of the path overhead and the beginning of the synchronous payload envelope (SPE). Within SONET/SDH, the SPE can begin anywhere within the payload area; however, IEEE Standard 802.3ae specifies that a transmitted SPE must always be positioned solely within a single SONET/SDH frame. The constant pointer value of 522 decimal (0x20A) must be contained in the first channel's H1 and H2 octets. Together these conditions result in the H1 and H2 octets being 0x62 and 0x0A, respectively. These are the default values of TX_H1 (2xE615.7:0) and TX_H2 (2xE616.15:8). Programming these registers with alternate values does not alter the positioning of the SPE, but it might induce a loss of pointer (LOP-P) at the far end, or at least prevent the far end from extracting the proper payload. Furthermore, the WIS standard specifies the frame structure be a concatenated payload. For this reason, the H1 and H2 octets in channels 2 through 192 contain the concatenation indicator.

The VSC8488 device supports forcing the loss of pointer (LOP-P) and path alarm indication signal (AIS-P) state.

The WIS standard specifies that a 0x00 be transmitted in the H3 octet. An alternate value can be transmitted by programming TX_H3 (2xE616.7:0).

The WIS specification does not limit the pointer position within the receive SONET/SDH frame to allow interoperability to other SONET/SDH equipment. In addition to supporting the required SONET pointer rules, the VSC8488 device pointer interpreter optionally supports SDH pointers. This is selectable using the SDH_RX_MODE

(2×EC40.11) bit. The following table lists the differences between SONET and SDH modes.

Table 31. SONET/SDH Pointer Mode Differences

SONET	SDH
SS bits are ignored by the device pointer interpreter and not used	SS bits are set to 10 and are checked by the device pointer interpreter to determine the pointer type
All 192 bytes of H1 and H2 are checked by the pointer interpreter to determine the pointer type	The first 64 bytes are checked by the pointer interpreter to determine the pointer type (first Au-4 of an AU-4-64c)
Uses '8 out of 10' GR-253-core objective increment/decrement rule	Uses majority detect increment/decrement rule

The H1 and H2 octets combine to form a word with several fields. For more information, see [Figure 17](#), page 63.

2.4.4.1 Bit Designations within Payload Pointer

The 'N' bits [15:12] carry a New Data Flag (NDF). This mechanism allows an arbitrary change in the location of the payload. NDF is indicated by at least three out of the four N bits matching the code '1001' (NDF enabled). Normal operation is indicated by three out of the four N bits matching the code '0110' (normal NDF).

The last ten bits of the pointer word ('D' bits and 'I' bits) carry the pointer value. The pointer value has a range from 0 to 782 that indicates the offset between the first byte after the H3 byte and the first byte of the SPE.

The SS bits are located in bits 11 and 10 and are unused in SONET mode. In SDH mode, these bits are compared with pattern '10', and the pointer is considered invalid if it does not match.

Because the VSC8488 device only supports concatenated frames, only the first pair of bytes (H1, H2) are called the primary pointer and have a normal format. The rest of the H1/H2 bytes contain the concatenation indication (CI). The format for the CI is NDF enabled with a pointer value of all ones.

Figure 17. 16-bit Designations within Payload Pointer

H1								H2							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N	N	N	N	S	S	I	D	I	D	I	D	I	D	I	D

2.4.4.2 Pointer Types

The VSC8488 device supports five different pointer types as described in the following table. A Normal Pointer indicates the current pointer, a New Data Flag indicates a new pointer location, and an AIS pointer indicates AIS. The Pointer Increment and Pointer Decrement mechanism adjusts the frequency offset between the frame overhead and SPE. A Pointer Increment is indicated by a Normal NDF that has the currently accepted

pointer with the 'D' bits inverted. A Pointer Decrement is indicated by a Normal NDF that has the currently accepted pointer with 'I' bits inverted.

Table 32. H1/H2 Pointer Types

Pointer Type	nnnn Value	Pointer Value	SS bits
Normal	Three out of the four bits matching 0110	0 to 782	Matching in SDH mode, ignored in SONET mode
New Data Flag (NDF)	Three out of the four bits matching 1001	0 to 782	Matching in SDH mode, ignored in SONET mode
AIS Pointer	1111	1111 1111 11	11
Pointer Increment	Three out of the four bits matching 0110	Current pointer with 'I' bits inverted.	Matching in SDH mode, ignored in SONET mode
Pointer Decrement	Three out of the four bits matching 0110	Current pointer with 'D' bits inverted.	Matching in SDH mode, ignored in SONET mode

Table 33. Concatenation Indication Types

Pointer Type	nnnn Value	Pointer Value	SS bits
Normal concatenation indication	Three out of the four bits matching 1001	1111 1111 11	Matching in SDH mode, ignored in SONET mode
AIS concatenation indication	Pointer value, nnnn value, and SS bits are the same as the AIS pointer indication		
Invalid concatenation indication	Any other concatenation indication other than Normal CI or AIS CI		

2.4.4.3 Pointer Adjustment Rule

The VSC8488 device pointer interpreter adjusts the current pointer value according to rules listed in Section 9.1.6 of ANSI T1.105-1995. In addition, the following rule is observed: no increment/decrement is accepted for at least three frames following an increment/decrement or NDF operation.

2.4.4.4 Pointer Increment/Decrement Majority Rules

In SONET mode, the pointer interpreter uses more restrictive GR-253-CORE objective rules, as follows:

- An increment is indicated by eight or more bits matching non-inverted D bits and inverted I bits.
- A decrement is indicated by eight or more bits matching non-inverted I bits and inverted D bits.


In SDH mode, the majority rules are:

- An increment is indicated by three or more inverted I bits and two or fewer inverted D bits.
- A decrement is indicated by three or more inverted D bits and two or fewer inverted I bits.
- If three or more D bits are inverted and three or more I bits are inverted, no action is taken.

2.4.4.5 Pointer Interpretation States

The pointer interpreter algorithm for state transitions can be modeled as a finite state machine with three states, as shown in the following illustration. The three states are Normal (NORM), Loss of pointer (LOP), and Alarm Indication State (AIS).

Figure 18. Pointer Interpreter State Diagram



The conditions for transitions between these states are summarized in the following table.

Table 34. Pointer Interpreter State Diagram Transitions

Transitions	States	Description	Required Persistence
a	NORM → NORM AIS → NORM	<H1><H2>=<EEEESSPP><PPPPPPPP>. NDF enabled with pointer in range (0 to 782). SS bit match (if enabled).	1 frame
b	NORM → NORM LOP → NORM AIS → NORM	<H1><H2>=<DDDDSSPP><PPPPPPPP>. NDF disabled (NORM pointer) with the same pointer value in range (0 to 782). SS bit match (if enabled).	3 frames
c	NORM → AIS LOP → AIS	<H1><H2>=<11111111><11111111>. AIS pointer (0xFFFF).	3 frames

Table 34. Pointer Interpreter State Diagram Transitions (*continued*)

Transitions	States	Description	Required Persistence
d	NORM → LOP AIS → LOP	Anything other than transitions b and c or NDF enabled (transition a) or AIS pointer when not in AIS state or NORM pointer when not in NORM state or NORM pointer with pointer value not equal to current or increment/decrement or CONC pointer or SS bit mismatch (if comparison is enabled).	8 frames
e	Justification	Valid increment or decrement indication.	1 frame

2.4.4.6 Valid Pointer Definition for Interpreter State Diagram Transitions

During an AIS state, only an AIS pointer is a valid pointer. In NORM state, several definitions of “valid pointer” for purpose of LOP detection are possible according to GR-253-CORE. The VSC8488 device follows the GR-253-CORE intended definition, but adds a single normal pointer that exactly matches the current valid pointer value.

Any change in the AIS state is reflected in the alarm bit AISP (2x0021.1). This latch-high register reports both the event and status information in consecutive reads. The AISP_PEND (2xEF00.1) bit remains asserted until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on mask enable bits AISP_MASKA (2xEF01.1) and AISP_MASKB (2xEF02.1).

Similarly, any change in the LOP state is reflected in the alarm bit LOPP (2x0021.0). This latch-high register reports both the event and status information in consecutive reads. The LOPP_PEND (2xEF00.0) bit remains asserted until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based upon the mask enable bits LOPP_MASKA (2xEF01.1) and LOPP_MASKB (2xEF02.1).

2.4.5 Path Overhead

The path overhead portion of the SONET/SDH frame supports an end-to-end trace identifier, a payload parity check, a payload type indicator, a status indicator, and a user channel. The following table lists each of the octets, including their function.

Note The VSC8488 device provides a mechanism to transmit a static value as programmed by the MDIO interface. However, by definition, MDIO is not fast enough to

alter the octet on a frame-by-frame basis. Extended WIS TOSI and ROSI do not support path overhead.

Table 35. STS Path Overhead Octets

Overhead Octet	Function	IEEE 802.3ae WIS Usage	Recommended Value	WIS Extension
J1	Path trace message	Specified value	For more information, see "J1 (Overhead Octet)," page 67	A 1-, 16-, or 64-byte trace message can be sent using registers (2x0027-2x002E, 2xE700, 2xEA00-2xEA17) and received using registers (2x002F-2x0036, 2xEC20, 2xEB00-2xEB17). TOSI and ROSI access.
B3	Path error monitoring (path BIP-8)	Supported	Bit interleaved parity - 8 bits, as specified in T1.416	Both SONET and SDH mode B3 calculation is supported
C2	Path signal label	Specified value	0x1A	Register (2xE615). Supports persistency and mismatch detection (2xEC40)
G1	Path status	Supported	As specified in T1.416	Ability to select between RDI-P and ERDI-P formats
F2	Path user channel	Unsupported	0x00	Register (2xE618)
H4	Multiframe indicator	Unsupported	0x00	Register (2xE61A)
Z3-Z4	Reserved for path growth	Unsupported	0x00	Register (2xE61C, 2xE61E)
N1	Tandem connection maintenance and path data channel	Unsupported	0x00	Register (2xE621). TOSI and ROSI access.

2.4.5.1 J1 (Overhead Octet)

By default, the J1 transmitted octet contains a 16-octet repeating path trace message whose contents are defined in J1_TXMSG (2x0027-2x002E). If no active message is being broadcast, a default path trace message is transmitted, consisting of 15 octets of zeros and a header octet formatted according to Section 5 of ANSI T1.269-2000. The header octet for the 15-octets of zero would be 0x89. The default values of J1_TXMSG (2x0027-2x002E) do not contain the 0x89 value of the header octet, thus software must write this value.

The J1 octet in the receive direction by default is assumed to be carrying a 16-octet continuously repeating path trace message. The message is extracted from the incoming WIS frames and presented in J1_RXMSG (2x002F-2x0036). The WIS receive process does not delineate the message boundaries, thus the message might appear rotated between new frame alignment events.

The VSC8488 device supports two alternate message types, a single repeating octet and a 64-octet message. The message type can be independently selected for the

transmit and receive direction. The transmit direction is configured using J1_TXLEN (2xE700.1:0) whereas J1_RXLEN (2xEC20.1:0) configures the receive path.

When the transmit direction is configured for a 64-octet message, the first 16 octets are programmed in J1_TXMSG (2x0027-2x002E) whereas the 48 remaining octets are programmed in J1_TXMSG64 (2xEA00-2xEA17). Likewise, the first 16-octets of the receive message are stored in J1_RXMSG (2x002F-2x0036), whereas the other 48 octets are stored in J1_RXMSG64 (2xEB00-2xEB17). The receive message is updated every 125 μ s with the recently received octet. Any persistence or message matching is expected to take place within the station manager.

2.4.5.2 B3 (STS Path Error Monitoring)

The B3 octet is a bit interleaved parity-8 (BIP-8) code, using even parity, calculated over the previous STS-192c SPE before scrambling. The computed BIP-8 is placed in the B3 byte of the following frame before scrambling.

In the receive direction, the incoming frame is processed and a B3 octet is calculated over the received frame. The calculated value is then compared with the B3 value received in the following frame. The difference between the calculated and received octets are accumulated in block (maximum increment of 1 per errored frame) fashion into a B3 error register, B3_CNT (2x003B). This counter is non-saturating and so rolls over. The counter is cleared upon a device reset.

An additional 32-bit B3 error counter is provided at B3_ERR_CNT (2xECB4-2xECB5), which is a saturating counter and is latched and cleared based upon a PMTICK event. Errors are accumulated starting from the previous PMTICK event. When the counter is nonzero, the B3_NZ_PEND (2xEF04.5) event is asserted until read. A non-latch high version of this event B3_NZ_STAT (2xEF03.5) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits B3_ERR_MASKA (2xEF05.5) and B3_ERR_MASKB (2xEF06.5).

The B3_ERR_CNT can optionally be configured to increment on a block count basis, a maximum increment of 1 per errored frame regardless of the number of errors received. The B3_BLK (2xEC61.9) control bit, if asserted, places the B3_ERR_CNT counter in block increment mode.

It is possible that two sets of B3 bytes (from two SONET/SDH frames) are received by the Rx WIS logic in a period of time when only one G1 octet is transmitted. In this situation, one of the two B3 error counts delivered to the Tx WIS logic is discarded. This situation occurs when the receive data rate is faster than the transmit data rate. Similarly, when the transmit data rate is faster than the receive data rate, a B3 error count is not available for REI-P insertion into the G1 octets of the transmitted SONET/SDH frame. A value of zero is transmitted in this case. This behavior is achieved by using a FIFO to transfer the detected B3 error count from the receive to transmit domains.

A FIFO overflow or underflow condition is not considered an error. Instead it is recovered from gracefully as described previously. A FIFO overflow or underflow eventually occurs, unless the transmit and receive interfaces are running at the same average data rate. Because the received and transmitted frames can differ by, at most, 40 ppm (± 20 ppm) and still meet the industry standards, this "slip" can happen no more often than once every 3.1 seconds.

2.4.5.3 C2 (STS Path Signal Label and Path Label Mismatch)

The C2 octet contains a value intended to describe the type of payload carried within the SONET/SDH frame. The WIS standard calls for a 0x1A to be transmitted. This is the default value of TX_C2 (2xEC15).

As specified in T1.416, a path label mismatch (PLM-P) (2x0021.2) event occurs when the C2 octet in five consecutive frames contain a value other than the expected one. The expected value is set in C2_EXP (2xEC40.7:0), whose default value 0x1A is compliant with the WIS standard.

Whenever a value of 0x00 is accepted (received for five or more consecutive frames) the unequipped path pending, UNEQ_PEND (2xEF04.10), event is asserted until read. A non-latch high version of this event UNEQ_STAT (2xEF03.10) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits UNEQ_MASKA (2xEF05.10) and UNEQ_MASKB (2xEF06.10).

If the accepted value is not an unequipped label (0x00) and it differs from the programmed expected value, C2_EXP, then a path label mismatch, PLMP (2x0021.2), is asserted. Similarly the PLM_PEND (2xEF00.2) event is asserted until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits PLM_MASKA (2xEF01.2) and PLM_MASKB (2xEF02.2).

Although PLM-P is not a path level defect, it does cause a change in the setting of one of the ERDI-P codes. For more information, see [Table 36](#), page 70.

2.4.5.4 G1 (Remote Path Error Indication)

The most significant four bits of the G1 octet is used for back-reporting the number of B3 block errors received at the near end. This is typically known as path remote error indication (REI-P). The value in this octet comes from the B3 error FIFO, as discussed with the B3 octet. The WIS standard defines a 16-bit REI-P counter REIP_CNT (2x0025). The WIS standard defines this counter to operate as a block counter as opposed to an individual errored bit counter. This counter is non-saturating and so rolls over after its maximum count. The counter does not clear upon a read, but instead only upon reset as defined in the WIS specification. When the counter is nonzero, the REIP_WISNZ_PEND (2xEF04.3) event is asserted until read. A non-latch high version of this event REIP_WISNZ_STAT (2xEF03.3) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits REIP_WISNZ_MASKA (2xEF05.3) and REIP_WISNZ_MASKB (2xEF06.3), respectively.

An additional 32-bit REI-P counter is provided at REIP_ERR_CNT (2xEC80-2xEC81) which is a saturating counter and is latched and cleared based upon a PMTICK event. Errors are accumulated since the previous PMTICK event. When the counter is nonzero, the REIP_EWISNZ_PEND (2xEF04.1) event is asserted until read. A non-latch high version of this event REIP_EWISNZ_STAT (2xEF03.1) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits REIP_EWISNZ_MASKA (2xEF05.1) and REIP_EWISNZ_MASKB (2xEF06.1), respectively.

The REIP_ERR_CNT can optionally be configured to increment on a block count basis, a maximum increment of 1 per errored frame regardless of the number of errors received. This mode is enabled by asserting REIP_BLK (2xEC61.5).

2.4.5.5 G1 (Path Status)

In addition to back-reporting the far end B3 BIP-8 error count, the G1 octet carries status information from the far end device known as path remote defect indicator (RDI-P). T1.416 allows either support of 1-bit RDI-P or 3-bit ERDI-P, but indicates ERDI-P is preferred. The VSC8488 device supports both modes and can be independently configured for the Rx and Tx directions by configuring RX_G1_MODE (2xEC40.8) and TX_G1_MODE (2xE600.10). ERDI-P is the default for both directions.

The different structures for this octet are shown in the following figures.

Figure 19. Path Status (G1) Byte for ERDI_RDIN = 0

G1 REI (B3)				RDI-P	Reserved		Spare
1	2	3	4	5	6	7	8
Remote Error Indicator count from B3 (0-8 value)				Remote Defect Indicator	Set to 00 by transmitter		Ignored by receiver

Figure 20. Path Status (G1) Byte for ERDI_RDIN = 1

G1 REI (B3)				ERDI-P			Spare
1	2	3	4	5	6	7	8
Remote Error Indicator count from B3 (0-8 value)				Enhanced Remote Defect Indicator (see following table)			Ignored by receiver

Enhanced RDI is defined for SONET-based systems as listed in GR-253-CORE (Issue 3), reproduced here in the following table, and as a possible enhancement of SDH-based systems (G.707/Y.1322 (10/2000) Appendix VII (not an integral part of that recommendation)).

Table 36. RDI-P and ERDI-P Bit Settings and Interpretation

G1 Bits 5, 6, and 7	Priority of ERDI-P Codes	Trigger	Interpretation
000/011	Not applicable	No defects.	No RDI-P defect
100/111	Not applicable	Path alarm indication signal (AIS-P). The remote device sends all ones for H1, H2, H3, and the entire STS SPE. Path loss of pointer (LOP-P).	One-bit RDI-P defect
001	4	No defects.	No ERDI-P defect
010	3	Path label mismatch (PLM-P). Path loss of code group delineation (LCD-P).	ERDI-P payload defect
101	1	Path alarm indication signal (AIS-P). The remote device sends all ones for H1, H2, H3 and entire STS SPE. Path loss of pointer (LOP-P).	ERDI-P server defect

Table 36. RDI-P and ERDI-P Bit Settings and Interpretation (*continued*)

110	2	Path unequipped (UNEQ-P). The received C2 byte is 0x00. Path trace identifier mismatch (TIM-P). This error is not automatically generated, but can be forced using MDIO.	ERDI-P connectivity defect
-----	---	---	----------------------------

In the receive direction, with RX_G1_MODE (2xEC40.8) = 0, an RDI-P defect is the occurrence of the RDI-P signal in ten contiguous frames. An RDI-P defect terminates when no RDI-P signal is detected in ten contiguous frames. An RDI-P event asserts FERDIP_PEND (2xEF04.8) until read. A non-latch high version of the far-end RDI-P status can be found in FERDIP_STAT (2xEF03.8). This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits FERDIP_MASKA (2xEF05.8) and FERDIP_MASKB (2xEF06.8).

When RX_G1_MODE (2xEC40.8) = 1, an ERDI-P defect is the occurrence of any one of three ERDI-P signals in 10 contiguous frames. An ERDI-P defect terminates when no ERDI-P signal is detected in 10 contiguous frames.

The "010" code triggers the latch high register bit FE_PLM-P_LCD-P (2x0021.10). It also asserts FE_PLM-P_LCD-P_PEND (2xEF00.10) until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits FE_PLM-P_LCD-P_MASKA (2xEF01.10) and FE_PLM-P_LCD-P_MASKB (2xEF02.10), respectively.

The "101" code triggers the latch high register bit FE_AIS-P_LOP-P (2x0021.9). It also asserts FE_AIS-P_LOP-P_PEND (2xEF00.9) until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits FE_AIS-P_LOP-P_MASKA (2xEF01.9) and FE_AIS-P_LOP-P_MASKB (2xEF02.9), respectively.

The "110" code asserts the FE_UNEQ-P_PEND (2xEF04.9) until read. A non-latch-high version of this register FE_UNEQ_STAT (2xEF03.9) is also available. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits FE_UNEQ-P_MASKA (2xEF05.9) and FE_UNEQ-P_MASKB (2xEF06.9), respectively.

2.4.5.6 F2 (Path User Channel)

The WIS standard does not support the F2 octet and recommends transmitting 0x00 in place of the F2 octet. A value other than 0x00 can be transmitted by programming the intended value at TX_F2 (2xE618).

2.4.5.7 H4 (Multi-frame Indicator)

The WIS standard does not support the H4 multi-frame octet and recommends transmitting 0x00 in place of the H4 octet. A value other than 0x00 can be transmitted by programming the intended value at TX_H4 (2xE61A).

2.4.5.8 Z3-Z4 (Reserved for Path Growth)

The WIS standard does not support the Z3-Z4 octets and recommends transmitting 0x00 in their place. A value other than 0x00 can be transmitted by programming the intended value at TX_Z3 (2xE61C) and TX_Z4 (2xE61E) respectively.

2.4.5.9 N1 (Tandem Connection Maintenance/Path Data Channel)

The WIS standard does not support the N1 octet and recommends transmitting 0x00 in place of the N1 octet. A value other than 0x00 can be transmitted by programming the intended value at TX_N1 (2xE621).

2.4.5.10 Loss of Code Group Delineation

After the overhead is stripped, the payload is passed to the PCS. If the PCS block losses synchronization and cannot delineate valid code groups, the PCS passes a loss of code group delineation (LCD-P) alarm to the WIS. This alarm triggers the latch high register bit LCD-P (2x0021.3). It also asserts LCD-P_PEND (2xEF00.3) until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits LCD-P_MASKA (2xEF01.3) and LCD-P_MASKB (2xEF02.3), respectively.

The WIS specification calls for a LCD-P defect persisting continuously for more than 3 ms to be back reported to the far end. Upon device reset, a LCD-P is back reported until the PCS signals that valid code groups are being delineated. The LCD-P defect deasserts (and is not back-reported) after the condition is absent continuously for at least 1 ms.

2.4.5.11 Reading Statistical Counters

The VSC8488 device contains several counters that can be read using the MDIO interface. For each error count, there are two sets of counters. The first set is the standard WIS counter implemented according to IEEE Standard 802.3ae, and the second set is for statistical counts using PMTICK.

To read the IEEE Standard 802.3ae counters, the Station Manager must read the most significant register of the 32-bit counter first. This read action latches the internal error counter value into the MDIO readable registers. A subsequent read of the least significant register does not latch new values, but returns the value latched at the time of the most significant register read.

Because the IEEE Standard 802.3ae counters are independently latched, it can be difficult to get a clear picture of the timeframes in which errors were received. The PMTICK counters are all latched together, thereby providing a complete snapshot in time. When PMTICK is asserted the internal error counter values are copied into their associated registers and the internal counters are reset.

There are three methods of asserting PMTICK.

- The Station Manager can asynchronously assert PMTICK_FRC (2xEC60.0) to latch the values at a given time, regardless of the PMTICK_ENA (2xEC60.2) setting.
- The VSC8488 device can be configured to latch and clear the statistical counters at a periodic interval as determined by the timer (count) value in PMTICK_DUR (2xEC60.15:3). In this mode the PMTICK_SRC (2xEC60.1) must be configured for

internal mode and the PMTICK_ENA (2xEC60.2) bit must be asserted. The receive path clock is used to drive the PMTICK counter, thus the periodicity of the timer can vary during times of loss of lock and loss of frame.

- The VSC8488 device can be configured to latch and clear the statistical counters at the occurrence of a rising edge detected at a GPIO pin configured as a PMTICK input pin. In this mode the PMTICK_SOURCE (2xEC60.1) bit must be deasserted, and the PMTICK_ENA (2xEC60.2) must be asserted. Corresponding GPIO must be configured as the PMTICK input pin.

Regardless of PMTICK_SRC (2xEC60.1), when the PMTICK event occurs the PMTICK_PEND (2xEF04.14) is asserted until read. This event can propagate an interrupt to either WIS_INTA or WIS_INTB, based on the mask enable bits PMTICK_MASKA (2xEF05.14) and PMTICK_MASKB (2xEF06.14), respectively.

Given the size of the error counters and the maximum allowable error counts per frame, care must be taken in the frequency of polling the registers to ensure accurate values. All PMTICK counters saturate at their maximum values.

Table 37. PMTICK Counters

Counter Name	Description	Registers	Maximum Increase Count Per Frame	Maximum Increase Count Per Second	Time Until Overflow
B1_ERROR_CNT	B1 section error count	B1_ERROR_CNT1, B1_ERROR_CNT0	8	64,000	67,109
B2_ERROR_CNT	B2 line error count	B2_ERROR_CNT1, B2_ERROR_CNT0	1536	12,288,000	350
B3_ERROR_CNT	B3 path error count	B3_ERROR_CNT1, B3_ERROR_CNT0	8	64,000	67,109
FAR_B3_ERROR_CNT	Far end B3 path error count	FAR_B3_ERROR_CNT1, FAR_B3_ERROR_CNT0	8	64,000	67,109
FAR_B2_ERROR_CNT	Far end B2 line error count	FAR_B2_ERROR_CNT1, FAR_B2_ERROR_CNT0	1536	12,288,000	350

Both individual and block mode accumulation of B1, B2, and B3 error indications are supported and selectable using the control bits B1_BLK, B2_BLK, and B3_BLK. In individual accumulation mode, '0', the counter is incremented for each bit mismatch between the calculated B1, B2, and/or B3 error and the extracted B1, B2, and/or B3. In block accumulation mode, '1', the counter is incremented only once for any nonzero number of bit mismatches between the calculated B1, B2, and/or B3 and the extracted B1, B2, and/or B3 (maximum of one error per frame).

2.4.6 Defects and Anomalies

All defects and anomalies listed in the following table can be forced and masked by the user. The VSC8488 device does not automatically generate TIM-P, but does support forcing defects using MDIO.

Table 38. Defects and Anomalies

Defect or Anomaly	Description	Type	Force Bit	Status Bit
Far end PLM-P or LCD-P	These two errors are indistinguishable when reported by the far end through the G1 octet (ERDI-P), because the far end reports both PLM-P and LCD-P with the same error code.	Far-end defect	2xEC31.10	2x0021.10
Far end AIS-P or LOP-P	These two errors are indistinguishable when reported by the far end through the G1 octet (ERDI-P), because the far end reports both AIS-P and LOP-P with the same error code.	Far-end defect	2xEC31.12	2x0021.9
PLM-P	Path label mismatch. The detection and reporting of the PLM-P defect follows section 7.5 of ANSI T1.416-1999.	Near-end defect; propagated to PCS	2xEC31.14	2x0021.2
AIS-L	Generated on LOPC, LOS, LOF, if enabled by AISL_ON_LOPC (2xEE00.6), AISL_ON_LOS (2xEE00.5), AISL_ON_LOF (2xEE00.4), or when forced by user.	Near-end defect	The AIS-L defect is only processed and reported by the WIS Receive process; it is never transmitted by the WIS Transmit process according to IEEE 802.3ae.	2xEC30.3/ 2x0021.4
AIS-P	Path alarm indication signal.	Near-end defect; propagated to PCS	2xEC30.1	2x0021.1
LOP-P	Path loss of pointer. Nine consecutive invalid pointers result in loss of pointer detection. See Figure 18 , page 65 for the pointer interpreter state machine.	Near-end defect; propagated to PCS	2xEC30.0	2x0021.0
LCD-P	Path loss of code group delineation. See Table 36 , page 70. This is also reported to the far end if it persists for at least 3 ms.	Near-end defect	2xEC31.2	2x0021.3
LOPC	Loss of optical carrier alarm. This is an input from the XFP module's loss of signal output. The polarity can be inverted for use with other module types. This defect can be used independently or in place of LOS.	Near-end defect	2xEC30.12	2xEF03.11

Table 38. Defects and Anomalies (continued)

LOS	The PMA circuitry detects a Loss Of Signal (LOS) defect if the input signal falls below the assert threshold. When a PMA LOS is declared the framer is held in reset to prevent it from looking for a frame boundary.	Near-end defect	2xEC30.11	2x0021.6
SEF	Severely errored frame. Generated when device cannot frame to A1 A2 pattern. SEF indicates synchronization process is not in the SYNC state, as defined by the state diagram of IEEE 802.3ae clause 50.4.2.	Near-end defect; propagated to PCS	2xEC31.7	2x0021.11
LOF	Generated when SEF persists for 3 ms. Terminated when no SEF occurs for 1 ms to 3 ms.	Near-end defect	2xEC31.6	2x0021.7
B1 PMTICK error count is nonzero	BIP-N(S) 32-bit near-end section BIP error counter is nonzero.	Near-end anomaly	2xEC31.5	2xEF03.7
B2 PMTICK error count is nonzero	BIP-N(L) 32-bit near-end line BIP error counter is nonzero.	Near-end anomaly	2xEC31.4	2xEF03.6
B3 PMTICK error count is nonzero	BIP-N(P) 32-bit near-end path BIP error counter is nonzero.	Near-end anomaly	2xEC31.3	2xEF03.5
REI-L	Line remote error indicator octet is nonzero. Far end BIP-N(L).	Far-end anomaly	2xEC31.8	2xEF03.4
REI-L PMTICK error count is nonzero	Line remote error indicator is nonzero. Far-end BIP-N(L).	Far-end anomaly	2xEC31.1	2xEF03.2
RDI-L	Line remote defect indicator.	Far-end defect	2xEC30.2	2x0021.5
REI-P	Path remote error indicator octet is nonzero. Far-end BIP-N(P).	Far-end anomaly	2xEC31.9	2xEF03.3
REI-PPMTICK error count is nonzero	Path remote error indicator. Far end BIP-N(P).	Far-end anomaly	2xEC31.0	2xEF03.1
UNEQ-P	Unequipped path.	Near-end defect	2xEC31.15	2xEF03.10
Far end UNEQ-P	Far-end unequipped path.	Far-end defect	2xEC31.11	2xEF03.9

2.4.7 Interrupt Pins and Interrupt Masking

The VSC8488 device generates interrupts for each defect and anomaly. The interrupts for the BIP error counts (B1, B2, and B3 counters) and the interrupts for the far end error counts (REI-L and REI-P) are generated when the PMTICK counters become nonzero. Mask enable bits propagate the interrupt pending event to the pins WIS_INTA and WIS_INTB. Each event can be optionally masked for each WIS_INTA/B pin.

The WIS_INTA and WIS_INTB are routed off-device through GPIO pins. Many specialized functions share the GPIO pins. The WIS_INTA and WIS_INTB signals do not go to dedicated pins.

For each defect or anomaly defined in IEEE Standard 802.3ae, the VSC8488 device supports the standard WIS register. In addition the VSC8488 device supports another set of registers in the WIS Vendor Specific area. These registers provide a STATUS bit to indicate the current real-time status of the event, a PENDING bit to indicate if the STATUS bit has changed state, and two mask enable bits for each interrupt pin (WIS_INTA and WIS_INTB). The STATUS bit is set if and only if the interrupt currently exists. This STATUS bit does not latch.

The defects and anomalies are constructed in a hierarchy such that lower order alarms are squelched when higher order events are detected. For more information about the dependencies between squelches and events, see the WIS interrupt registers.

2.4.8 Overhead Serial Interfaces

The VSC8488 device includes provisions for off-device processing of the critical SONET/SDH transport overhead 9-bit words through two independent serial interfaces. The transmit overhead serial interface (TOSI) is used to insert 9-bit words into the transmit frames, and the receive overhead serial interface (ROSI) is used to recover the 9-bit words from the received frames. The interfaces each consists of three pins: a clock output, a frame pulse output, and a data input (Tx) /output (Rx). These I/O are LVTTTL compatible for easy connection to an external device such as an FPGA.

Note Extended WIS TOSI and ROSI do not support path overhead bytes.

The TOSI / ROSI signals are routed off-device through GPIO pins. There is an extremely limited number of GPIO pins in both the dual and quad products. IF the ROSI/TOSI interfaces are to be used, there are no GPIO pins available for any other function such as loss-of-lock for Sync-E applications, activity LED drivers, WIS_interrupts, two-wire serial (slave) interface, or two-wire serial (master) busses/channel.


All references to TCLKOUT, TFPOUT, TDAIN, RCLKOUT, RFPOUT and RDAOUT are the TOSI/ROSI signals routed through GPIO package pins.

2.4.8.1 Transmit Overhead Serial Interface (TOSI)

The TOSI port enables the user to individually program 222 separate 9-bit words in the SONET/SDH overhead. The SONET/SDH frame rate is 8 kHz as signaled by the frame pulse (TFPOUT) signal. The TOSI port is clocked from a divided-down version of the WIS transmit clock made available on TCLKOUT. To provide a more standard clock rate, 9-bit dummy words are added per frame resulting in a clock running at one five-hundred-twelfth of the line rate or 19.44 MHz. For each 9-bit word, the external device indicates the desire to transmit that byte by using an enable indicator bit (EIB)

that is appended to the beginning of the 9-bit word. If EIB = 0, the data on the serial interface is ignored for that overhead 9-bit word. If EIB = 1, the serial interface data takes precedence over the value generated within the VSC8488 device. The EIB is present before the 9-bit dummy words too, however its value has no effect as the 9-bit dummy words are ignored within the device. The first EIB bit should be transmitted by the external device on the first rising edge of TCLKOUT after TFPOUT, as illustrated in the following illustration. The data should be provided with the most significant bit (MSB) first. After reception of the TOSI data for a complete frame, the values are placed in the overhead for the next transmitted frame.

Figure 21. TOSI Timing Diagram



Some 9-bit words are error masks, such that the transmitted 9-bit word is the XOR of the TOSI 9-bit word and the pre-defined value within the device if the EIB is enabled. This feature is best used for test purposes only.

The order of the 9-bit word required by the TOSI port is summarized in the following table, where the number of registers is the number of bytes on the serial interface and the number of bytes is the number of STS channels on which the byte is transmitted. For H1 and H2 pointers, bytes 2 to 192 are concatenation indication bytes consistent with STS-192c frames. There are not 192 different point locations as in STS-192 frames.

Table 39. TOSI/ROSI Addresses

Byte Name	9-Bit Word	TOSI/ROSI Byte Order	Number of Registers	Number of Bytes	Type
Frame Boundary	A1	0	1	192	Programmable byte that is identical for all locations
Frame Boundary	A2	1	1	192	Programmable byte that is identical for all locations
Section Trace	J0	2	1	1	Programmable byte
Section Growth	Z0	3	1	191	Programmable byte that is identical for all locations
Dummy Byte		4	1	1	Programmable byte

Table 39. TOSI/ROSI Addresses (continued)

Byte Name	9-Bit Word	TOSI/ROSI Byte Order	Number of Registers	Number of Bytes	Type
Section BIP-8	B1	5	1	1	TOSI inserts error mask; ROSI extracts XOR of B1 value and received data
Orderwire	E1	6	1	1	Programmable byte
Section User Channel	F1	7	1	1	Programmable byte
Dummy Byte		8	1	1	Programmable bytes
Section DCC 1	D1	9	1	1	Programmable byte
Section DCC 2	D2	10	1	1	Programmable byte
Section DCC 3	D3	11	1	1	Programmable byte
Dummy Byte		12	1	1	Programmable byte
Pointer 1	H1	13	1	1	Programmable byte affecting the first H1 byte
Pointer 2	H2	14	1	1	Programmable byte affecting the first H2 byte
Pointer Action	H3	15	1	192	Programmable byte that is identical for all locations
Dummy Byte		16	1	1	Programmable byte
Line BIP-8	B2	17 to 208	192	192	TOSI inserts error mask for each byte; ROSI extracts XOR of B2 value and received data for each byte
Automatic Protection Switching (APS) channel and Remote Defect Indicator (RDI)	K1	209	1	1	Programmable byte
Automatic Protection Switching (APS) channel and Remote Defect Indicator (RDI)	K2	210	1	1	Programmable byte
Dummy Byte		211	1	1	Programmable byte
Line DCC 4	D4	212	1	1	Programmable byte
Line DCC 5	D5	213	1	1	Programmable byte
Line DCC 6	D6	214	1	1	Programmable byte
Dummy Byte		215	1	1	Programmable byte
Line DCC 7	D7	216	1	1	Programmable byte
Line DCC 8	D8	217	1	1	Programmable byte
Line DCC 9	D9	218	1	1	Programmable byte
Dummy Byte		219	1	1	Programmable byte
Line DCC 10	D10	220	1	1	Programmable byte
Line DCC 11	D11	221	1	1	Programmable byte
Line DCC 12	D12	222	1	1	Programmable byte

Table 39. TOSI/ROSI Addresses (continued)


Byte Name	9-Bit Word	TOSI/ROSI Byte Order	Number of Registers	Number of Bytes	Type
Dummy Byte		223	1	1	Programmable byte
Synchronization Message	S1	224	1	1	Programmable byte
Growth 1	Z1	225	1	191	Programmable byte that is identical for all locations
Growth 2	Z2	226	1	190/191	Programmable byte that is identical for all locations; dependent upon 2xEC40.12
STS-1 REI-L	M0	227	1	1	Programmable byte
STS-N REI-L	M1	228	1	1	Programmable byte
Orderwire 2	E2	229	1	1	Programmable byte
Dummy Byte		230	1	1	Programmable byte
Padding Dummy Bytes		231 to 269	39		No function

2.4.8.2 Receive Overhead Serial Interface (ROSI)

The ROSI port extracts the same 222 overhead 9-bit words from the SONET/SDH frame, and consists of the clock output (RCLKOUT), frame pulse output (RFPOUT), and data output (RDAOUT). The ROSI port is clocked from a divided-down version of the WIS receive clock, and is valid during in-frame conditions only. As with the TOSI port, 9-bit dummy words are provided each frame period resulting in a 19.44 MHz RCLKOUT frequency. For each 9-bit word, including the 9-bit dummy words, an extra '0' bit is stuffed at the beginning of each byte so that the TOSI and ROSI clock rates are identical. The first stuff bit for each frame is transmitted by RDAOUT on the first rising edge of RCLKOUT after the frame pulse (RFPOUT), as illustrated in the following illustration.

Because the Receive path overhead can be split across two frames, the VSC8488 device buffers the overhead for an additional frame time so that a complete path overhead is presented. For more information about the order for each of the 9-bit words presented on the ROSI port, see [Table 39](#), page 77. With the exception of the M0/M1 9-bit words, the extracted 9-bit words are from the first channel position. In place of parity and error 9-bit words, the VSC8488 device outputs the result of an XOR between the calculated BIP and the received value. Therefore, a count of ones within each of the BIP 9-bit words should correspond with the internal error accumulators. The following illustration shows the functional timing for the ROSI port.

Figure 22. ROSI Timing Diagram



2.4.9 Pattern Generator and Checker

The VSC8488 device implements the square wave, PRBS31, and mixed-frequency test patterns as described in section 50.3.8 of IEEE Standard 802.3ae, the Test Signal Structure (TSS), and continuous identical digits (CID) pattern.

The square wave pattern is selected asserting WIS_TEST_PAT_SEL (2x0007.3), and the generator is enabled by asserting WIS_TEST_PAT_GEN (2x0007.1). When WIS_TEST_PAT_SEL (2x0007.3) is deasserted the mixed frequency test pattern is selected. The square wave frequency is configured according to WIS_SQWV_LEN (2x0600.7:4). The WIS_TEST_PAT_ANA (2x0007.2) bit is used to enable the test pattern checker in the receive path. The checker does not operate on square wave receive traffic. Error counts from the mixed frequency pattern are presented in the SONET/SDH BIP-8 counters, B1_CNT (2x003C), B2_CNT (2x0039), and B3_CNT (2x003B).

The VSC8488 device supports the PRBS31 test pattern as reflected in PRBS31_SUPPORT (2x0008.1). The transmitter/generator is enabled by asserting WIS_TEST_PRBS_GEN (2x0007.4) whereas the receiver/checker is enabled by asserting WIS_TEST_PRBS_ANA (2x0007.5). As the mixed frequency/square wave test patterns have priority over the PRBS31 pattern, TEST_PAT_GEN (2x0007.1) must be disabled for the PRBS31 test pattern to be sent. Error counts from the PRBS31 checker are available in WIS_TEST_PAT_CNT (2x0009). This register does not roll over after reaching its maximum count and is cleared after every read operation. Two status bits are available from the PRBS checker. The PRBS_NZ (2xEC51.1) bit indicates whether the error counter is nonzero. The PRBS_SYNC (2xEC51.0) bit if asserted indicates that checker is synchronized and actively checking received bits. For test purposes, the PRBS generator can inject single bit errors. By asserting PRBS_INJ_ERR (2xEC50.1), a single bit error is injected, resulting in three bit errors being detected within the checker. The value of three comes from the specification, which indicates one error should be detected for each tap within the checker.


2.5 Physical Coding Sublayer (64B/66B PCS)

The physical coding sublayer (PCS) is defined in IEEE 802.3ae standard Clause 49. It is composed of the PCS transmit, PCS receive, block synchronization, and BER monitor processes. The PCS functions can be further broken down into encode or decode, scramble or descramble, and gearbox functions, as well as various test and loopback modes.

The PCS is responsible for transferring data between the XAUI clock domain and the WIS/PMA clock domain. In addition, the PCS encodes and scrambles the data for efficient transport across the given medium.

The following illustration shows how the PCS connects the XAUI blocks to the WIS/PMA blocks.

Figure 23. PCS Block Diagram



2.5.1 Control Codes

The VSC8488 device supports the use of all control codes and ordered sets necessary for 10 GbE and 10 GFC operation. The following table lists the control characters, notation, and control codes.

Table 40. Control Codes

Control Character	Notation ⁽¹⁾	XGMII Control Code	10-G BASE-R Control Code	10-G BASE-R O Code	8b/10b Code ⁽²⁾
Idle	/I/	0x07	0x00		K28.0 or K28.3 or K28.5
Start	/S/	0xfb	Encoded by block type field		K27.7
Terminate	/T/	0xfd	Encoded by block type field		K29.7
Error	/E/	0xfe	0x1e		K30.7
Sequence ordered_set	/Q/	0x9c	Encoded by block type field plus O code	0x0	K28.4
Reserved 0	/R/	0x1c	0x2d		K28.0
Reserved 1		0x3c	0x33		K28.1
Reserved 2	/A/	0x7c	0x4b		K28.3
Reserved 3	/K/	0xbc	0x55		K28.5
Reserved 4		0xdc	0x66		K28.6
Reserved 5		0xf7	0x78		K23.7
Signal ordered_set ⁽³⁾	/Fsig/	0x5c	Encoded by block type field plus O code	0xF	K28.2

1. The codes for /A/, /K/ and /R/ are used on the XAUI interface to signal idle.
2. The 8b/10b code is specified in Clause 36. Usage of the 8b/10b code for 10 Gbps operation is specified in Clause 4.
3. Reserved for INCITS T11 - 10 GFC.

2.5.2 Transmit Path

In the transmit direction, the PCS accepts data from the XGXS interface, which runs off the XAUI recovered clock and transfers the data onto the PMA transmit clock domain, through the rate-disparity compensating FIFO. Based on the FIFO's fill level, idle characters are added or removed as needed.

The de-serialized XAUI input data (64-bit) is checked for validity in the PMA clock domain. Transmitted data is handled according to IEEE Standard 802.3ae Clause 49.

The characters are then processed in a two-step manner. First the 64-bits are encoded and a 2-bit header is calculated to form a single 66-bit block. The two header bits are used for block delineation and classification. The only valid header codes are '01' to indicate a payload of all data octets and '10' to indicate the presence of one or more control characters within the payload. The second step is to maintain a DC-balanced signal on the serial line, thus the 64-bit encoded payload is scrambled using a self-synchronizing scrambler that implements the polynomial $G(x) = 1 + x^{39} + x^{58}$.

The header bits are not scrambled as they are already DC balanced. For debug purposes, the scrambler can be disabled by deasserting SCR_DIS (3x8005.9).

The 66-bit blocks are then passed to the PMA through a 66:64 gearbox. The gearbox merely feeds the 66-bit data into the WIS/PMA's 64-bit data path.

2.5.3 Receive Path

In the receive direction, the PCS accepts data from the WIS/PMA block and reformats it for transmission to the XGXS interface. Because of the data path width mismatches between the WIS/PMA and the PCS, a 64:66 gearbox is needed. The gearbox also performs block synchronization/alignment based upon the 2-bit synchronization header. When the receive logic receives 64 continuous valid sync headers the BLOCK_LOCK (3x0021.15) bit is asserted. This bit is a latch-low bit; therefore, a second read of the bit returns the current status. If 16 invalid block sync. headers are detected within a 125 μ s period, the PCS_HIGHBER (3x0021.14) bit is asserted. This bit is a latch-high bit, and therefore a second read of the bit returns the current status.

After block synchronization is achieved, the occurrence of errored blocks are accumulated in the PCS_ERRORED_BLOCKS (3x0021.7:0) counter. An errored block is one that has one or more of the following defects:

The sync field has a value of 00 or 11.

The block type field contains a reserved value. For more information, see [Table 40](#), page 82.

Any control character contains an incorrect value.

Any O code contains an incorrect value.

The set of eight XGMII characters does not have a corresponding block format shown in the following illustration.

Figure 24. 64B/66B Block Formats

Input Data	Sync	Block Payload									
Bit Position:	0 1	2								65	
Data Block Format:											
D0 D1 D2 D3/D4 D5 D6 D7	01	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇		
Control Block Formats:		Block Type Field									
C0 C1 C2 C3/C4 C5 C6 C7	10	0x1e	C ₀	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	
C0 C1 C2 C3/O4 D5 D6 D7	10	0x2d	C ₀	C ₁	C ₂	C ₃	O ₄	D ₅	D ₆	D ₇	
C0 C1 C2 C3/S4 D5 D6 D7	10	0x33	C ₀	C ₁	C ₂	C ₃		D ₅	D ₆	D ₇	
O0 D1 D2 D3/D4 D5 D6 D7	10	0x66	D ₁	D ₂	D ₃	O ₀		D ₅	D ₆	D ₇	
O0 D1 D2 D3/O4 D5 D6 D7	10	0x55	D ₁	D ₂	D ₃	O ₀	O ₄	D ₅	D ₆	D ₇	
S0 D1 D2 D3/D4 D5 D6 D7	10	0x78	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇		
O0 D1 D2 D3/C4 C5 C6 C7	10	0x4b	D ₁	D ₂	D ₃	O ₀	C ₄	C ₅	C ₆	C ₇	
T0 C1 C2 C3/C4 C5 C6 C7	10	0x87		C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	
D0 T1 C2 C3/C4 C5 C6 C7	10	0x99	D ₀		C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	
D0 D1 T2 C3/C4 C5 C6 C7	10	0xaa	D ₀	D ₁		C ₃	C ₄	C ₅	C ₆	C ₇	
D0 D1 D2 T3/C4 C5 C6 C7	10	0xb4	D ₀	D ₁	D ₂		C ₄	C ₅	C ₆	C ₇	
D0 D1 D2 D3/T4 C5 C6 C7	10	0xcc	D ₀	D ₁	D ₂	D ₃		C ₅	C ₆	C ₇	
D0 D1 D2 D3/D4 T5 C6 C7	10	0xd2	D ₀	D ₁	D ₂	D ₃	D ₄		C ₆	C ₇	
D0 D1 D2 D3/D4 D5 T6 C7	10	0xe1	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅		C ₇	
D0 D1 D2 D3/D4 D5 D6 T7	10	0xff	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆		

Valid blocks then recover their original payload data by being descrambled. The descrambler is the same polynomial as used by the transmitter. For test purposes, the descrambler can be disabled by asserting DSCR_DIS (3x8005.10). The data is checked for valid characters and sequencing.

The data is passed from the PMA/WIS clock domain to the XAUI clock domain through a FIFO. Based upon the FIFO's fill level, idle characters are added or removed as needed.

2.5.4 PCS Standard Test Modes

The PCS block offers all of the standard defined test pattern generators and analyzers. In addition, the VSC8488 device supports a 64-bit static user pattern and the optional PRBS31 pattern. Two error counters are available. Each are saturating counters and cleared upon a read operation. The first, PCS_ERR_CNT (3x002B), is located in the IEEE Standard area whereas the 32-bit, PCS_VSERR_CNT (3x8007-3x8008), is located in the vendor specific area.

The IEEE specification defines two test pattern modes, a square wave generator and a pseudo-random test pattern. The square wave generator is enabled by first selecting the square wave pattern by asserting PCS_TSTPAT_SEL (3x002A.1), and then enabling the test pattern generator PCS_TSTPAT_GEN (3x002A.3). The period of the square wave can be controlled in terms of bit times by writing to PCS_SQPW (3x8004) There is

no associated square wave checker within the VSC8488 device. The pseudo-random test pattern is selected by deasserting PCS_TSTPAT_SEL (3x002A.1). The pseudo-random test pattern contains two data modes. When PCS_TSTDAT_SEL (3x002A.0) is deasserted, the pseudo-random pattern is a revolving series of four blocks with each block 128-bits in length. The four blocks are the resultant bit sequence produced by the PCS scrambler when pre-loaded with the following seeds:

- PCS_SEEDA (3x0022-3x0025)
- PCS_SEEDA invert
- PCS_SEEDB (3x0026-3x0029)
- PCS_SEEDB invert

The pattern generator is enabled by asserting PCS_TSTPAT_GEN (3x002A.3), and the analyzer is enabled by asserting PCS_TSTPAT_ANA (3x002A.2). Errors are accumulated in the clear-on-read saturating counter, PCS_ERR_CNT (3x002B). In pseudo-random pattern mode, the error counter counts the number of errored blocks.

Support for the optional PRBS31 pattern is indicated by PCS_PRBS31_ABILITY (3x0020.2) whose default is high. The PRBS31 test generator is selected by asserting PCS_PRBS31_GEN (3x202A.4) whereas the checker is enabled, by asserting PCS_PRBS31_ANA (3x202A.5). IEEE standards specify that the error counter should increment for each linear feedback shift register (LFSR) tap that a bit is in error. Therefore, a single bit error increments the counter by three as there are three taps in the PRBS31 polynomial.

The user defined 64-bit static pattern can be written to PCS_USRPAT (3x8000-3x8003) and enabled by asserting PCS_USRPAT_ENA (3x8005.0) and PCS_TSTPAT_GEN (3x002A.3). Enabling the user-defined pattern enables both the generator and analyzer.

2.5.5 PCS XGMII BIST

In addition to the IEEE standard test modes, an onboard XGXS pattern generator/checker pair is located at the XGXS/PCS interface.

Depending on datapath loopback settings, the pattern can be transmitted towards the XFI or the XAUI ports, and checked from either port.

The generator sends a repeating cycle of /S/, followed by PRBS 31 payload, followed by /T/, followed by interpacket gap (IPG) consisting of series of idle /I/ bytes.

- Register 3xE61B controls the length of the IPG and the length of the payload.
- Bits 15:8 control the payload length. The length of the payload, in bytes, is equal to 64 times this value.
- Bits 7:0 control the IPG length. The length of the IPG, in bytes, is equal to 4 times this value.

The pattern checker extracts and checks the PRBS payload. /S/, /T/ and any characters in the IPG are ignored to allow for flexible IPG, which can change during rate compensation blocks in the datapath.

The 16-bit error counter at 3xE61C increments three times for every corrupted payload bit. This is a non-rollover counter.

The generator and checker are controlled by 3xE61A. The generator is started/stopped with bit 0, and the checker is started/stopped with bit 1. The error counter can be cleared with bit 2. The error counter automatically clears each time the checker is enabled (each time 3xE61A.1 transitions from 0 to 1).

The checker status bits are in 3xE61D and are defined as follows:

Table 41. Checker Status Bits

Bit	Name	Description
4	Sync	Asserted when PRBS payload is error free for 128 bits after checker started
3	Fail	Asserted upon the first bit error
2	ECF	Asserted when Error Counter is Full
1	SyncErr	Asserted if checker is turned on, then off, and Sync never occurred
0	Busy	Asserted when the checker is turned on

When the checker is started, bits 4:1 are initialized to zero, and bit 0 is asserted.

During the time the checker is enabled, the status register contains a live value.

When the checker is stopped, bit 0 is deasserted, and bits 4:1 contain the status at the time the checker was stopped. Bits 4:1 will remain in that state until the checker is restarted (or a reset is issued).

The following table lists the nine possible states for the status register.

Table 42. Status Register States

State	Hex Read Value	Condition
Sync = 0 Fail = 0 ECF = 0 SyncErr = 0 Busy = 0	0x0000	Checker never started.
Sync = 0 Fail = 0 ECF = 0 SyncErr = 0 Busy = 1	0x0001	Checker started but not synced to payload.
Sync = 1 Fail = 0 ECF = 0 SyncErr = 0 Busy = 1	0x0011	Checker started, synced to payload, and no bit errors encountered.
Sync = 1 Fail = 1 ECF = 0 SyncErr = 0 Busy = 1	0x0019	Checker started, synced to payload, and at least one bit error encountered.

Table 42. Status Register States (continued)

State	Hex Read Value	Condition
Sync = 1 Fail = 1 ECF = 1 SyncErr = 0 Busy = 1	0x001D	Checker started, synced to payload, and enough bit errors counted to saturate the error counter.
Sync = 1 Fail = 0 ECF = 0 SyncErr = 0 Busy = 0	0x0010	Checker disabled with no bit errors during the last test cycle.
Sync = 0 Fail = 0 ECF = 0 SyncErr = 1 Busy = 0	0x0002	Checker disabled and never synced to the payload during the last test cycle.
Sync = 1 Fail = 1 ECF = 0 SyncErr = 0 Busy = 0	0x0018	Checker disabled with at least one bit error encountered during last test cycle.
Sync = 1 Fail = 1 ECF = 1 SyncErr = 0 Busy = 0	0x001C	Checker disabled and error counter saturated during last test cycle.

2.6 Client / Host Interface (XAUI)

The client/host interface (XAUI) interface supports the following rates:

- 10 Gbe (4 × 3.125 Gbps)
- 10 GFC (4 × 3.1875 Gbps)

In bypass mode, lane 0 or lane 3 of the XAUI is capable of passing through 1.25 Gbps data or single 3.125 Gbps data to the network serial link and vice versa.


2.6.1 XGMII Extender Sublayer (PHY XS)

The PHY XS block interfaces from the four-lane 10 Gbps attachment unit interface (XAUI) to the PCS. Each AC coupled lane has 8b/10b encoded data running at 3.125 Gbps for 10 GE and 3.1875 Gbps for 10 GFC.

2.6.1.1 XAUI Receiver

The XAUI interface features on-device terminations of 100 Ω for all XAUI inputs, as shown in the following illustration.

Figure 25. Simplified XAUI Inputs



2.6.1.2 XAUI Receiver Equalization

Incoming data on the XRXn inputs typically contains a substantial amount of intersymbol interference (ISI) or deterministic jitter, which reduces the ability of the receiver to recover data without errors. A programmable equalizer is included in each of the receiver's input buffers to compensate for this. This circuit is designed to effectively reduce the ISI commonly found in copper cables or backplane traces due to low frequencies being attenuated less than high frequencies as a result of the skin effect and dielectric losses. The equalizer boosts high-frequency edge response in 12 programmable levels of peaking ratio and decay time independently for each channel. The 12 programmable levels are intended to meet the equalization needs of commonly used trace lengths. Equalization level is selected or disabled on each channel independently by setting the appropriate internal register bits accessed through the MDIO management interface.

2.6.1.3 XAUI Clock and Data Recovery

At the XAUI receiver, each channel contains an independent clock recovery unit (CRU) that accepts the selected serial input source, extracts the high-speed clock, and retimes the data. Each CRU automatically locks on data and if the data is not present, it automatically locks to the reference clock. The clock recovery unit must perform bit

synchronization, which occurs when the CRU locks onto and properly samples the incoming serial data, as described in the previous paragraph. If the CRU is not locked onto the serial data, the 10-bit data from the decoder is invalid, resulting in numerous 8b/10b decoding errors or disparity errors. If the link is disturbed (that is, the cable is disconnected or the serial data source is switched), the CRU requires 300 data edges to lock onto the data.


2.6.1.4 XAUI Code Group Synchronization

The retimed serial data stream is converted into 10-bit code groups by the deserializer. A special 7-bit comma pattern (0011111xxx or 1100000xxx where x is don't care) is recognized by the receiver and allows it to identify the 10-bit code group boundary.

Character, or code group, alignment occurs when the deserializer synchronizes the 10-bit code group boundary to a comma pattern in the incoming serial data stream. If the receiver identifies a comma pattern in the incoming data stream that is misaligned to the current framing boundary and the receiver is in LOS state, the receiver re-synchronizes the recovered data to align the data to the new comma pattern. Re-synchronization ensures that the comma character is output on the internal 10-bit bus so that bits 0 through 9 equal 0011111xxx or 1100000xxx. If the comma pattern is aligned with the current framing boundary, then the re-synchronization does not change the current alignment.

The detection of a series of consecutive 10-bit code group violations is the mechanism by which loss of synchronization (LossSync) is declared by the XAUI receiver. The LossSync condition is cleared by the detection of a series of comma characters that are properly aligned on code group boundaries. For additional information, see IEEE 802.3ae-2002 Clause 48, Figure 48-7 and the following illustration.

Figure 26. Loss of Synchronization State Diagram




Note Comma detection is enabled only when in the loss of synchronization (LossSync) state rather than at all times. This is desirable to prevent incorrect character realignment due to the appearance of false commas, resulting from single-bit errors.

2.6.2 XAUI Lane Deskew

XAUI bit lane skew occurs due to skew between channels of a XAUI transmitter and skew accumulated across the transmission medium. The VSC8488 device can deskew up to 63-bit periods of such inter-channel skew by using elastic buffers after each of the receiver inputs. For the XAUI interface to perform deskew or channel alignment, the receiver must receive a specific code group defined in IEEE 802.3ae standard Clause 48 as the alignment code group, $||A||$.

For inter-channel alignment to occur, the $||A||$ ordered set consisting of four $||A||$ code groups must appear, one $||A||$ on each of the four XAUI inputs. This provides a unique synchronization point across the four serial data streams, which are used to align the received channels. Alignment status is governed by the reception of $||A||$ code groups across the inputs, as shown in the loss of alignment (LOA) state machine in the following illustration.

Figure 27. LOA State Diagram



Successive synchronization points must be separated by at least 170-bit periods in order for up to 63-bit periods of interchannel skew to be corrected unambiguously. An IEEE-compliant source of XAUI data provides a minimum spacing between sync points of 17 code groups, or 170-bit periods (at least 16 other IDLE code groups must occur between consecutive occurrences of $||A||$). The alignment mechanism is always enabled when code group synchronization is attained on both channels.

2.6.2.1 10B/8B Decoder

The 10-bit character from the deserializer is decoded in the 10B/8B decoder, which outputs the eight-bit data bytes plus control to the physical coding sublayer (PCS) section of the device.

If the 10-bit code group does not match any valid value, a code-group error is generated that increments the code-group error counter. Similarly, if the running disparity of the code group does not match the expected value, a disparity error is generated.

2.6.2.2 8b/10b Encoder and Serializer

Each channel contains an 8b/10b encoder that translates 8-bit input data fed internally from the PCS block into a 10-bit code word. This data is then fed into a multiplexer that serializes the parallel data, using the synthesized transmit clock. The most significant bit of the 10-bit data is transmitted first. Each channel has a serial output port, XTX_n , which consists of a differential XAUI output buffer operating at 3.125 Gbps for 10 GE and 3.1875 Gbps for 10 GFC.

2.6.3 XAUI Transmitter

On the transmit side, each polarity of the CML-type output driver is back-terminated with $50\ \Omega$ resistance to the supply, providing a $100\ \Omega$ differential output impedance.

2.6.3.1 XAUI Transmitter Pre-Emphasis

High-speed digital waveforms are subject to skin effect phenomena, such as velocity dispersion and frequency-dependent attenuation of their Fourier components. These effects cause the signal to become increasingly distorted with increasing propagation distance along a transmission medium. The situation is exacerbated with increasing frequency. Recognizing this, the device provides the capability of signal pre-distortion, or pre-emphasis, in its transmitter section.

When used, transmit pre-emphasis causes the XAUI transmitter outputs to be distorted in a manner that is the inverse of skin effect distortion. When signal pre-emphasis is chosen, the effects of pre-distortion and skin effect distortion offset each other, and a high-quality waveform is seen at the receiving device. Several levels of signal pre-emphasis are available and are selected on an individual-channel-basis through the MDIO management interface.

Note that the settings vary with trace length and loss characteristics of the transmission material. It is recommended to experiment with these settings to obtain optimum performance.

2.6.3.2 XAUI Power Down Mode

The entire XAUI channel can be powered down when any of the IEEE defined low power mode register bits are asserted (1×0000.11 , 2×0000.11 , 3×0000.11 , 4×0000.11). This shuts off both the receive and transmit datapaths.

Individual XAUI input lanes can be powered down with register bits $4 \times E602.14:11$. Individual XAUI output lanes can be powered down with register bits $4 \times E603.7:4$. These can be used to save power in the 1G and 3G pass-through modes of operation.

2.6.4 XAUI Fail Over

XAUI interfaces have failover capabilities.

- Network traffic on Chan0 is switchable between XAUI channel 0 or 1.
- Network traffic on Chan1 is switchable between XAUI channel 1 or 0.

2.7 10GBASE-KR

The VSC8488 device implements the 10GBASE-KR standard and includes the following:

- Training (clause 72)
- Auto-Negotiation for Backplane Ethernet (clause 73)
- Forward Error Correction (FEC) (clause 74)
- 10GBASE-KR Output driver. For more information, see [“10BASE-KR Output Driver,”](#) page 34.

When KR is enabled, the VSC8488 device executes. For more information, see [Figure 28](#), page 93.

Auto-negotiation and training both require interaction with firmware running in the on-board v300 processor.

2.7.1 Auto-Negotiation

The primary function of auto-negotiation (AN) is to communicate with a link partner (LP) through the exchange of DME (Differential Manchester Encoded) frames or pages. The pages are 48 bits in length, and include a 3 bit “technology ability” field. This field is used to advertise what each device is capable of (10G_KR, 10G_KX4, 1G_KX).

A DME data cell (one bit of information) is 6.4ns for AN. For more information about DME encoding, see IEEE 802.3ap Clause 73.5.2.

Auto-negotiation is performed in hardware by the Arbitration State Machine (ASM).

When negotiation is complete, each device enables the mode that is the highest common denominator (HCD) of the advertised abilities. In other words, if the VSC8488 device advertises it is capable of 10G_KR, and 10G_KX4, and the LP advertises 10G_KX4 and 1G_KX, the HCD ability is 10G_KX4.


The priority order is 10G_KR, 10G_KX4, 1G_KX.

The secondary function of AN is “parallel detect” (described as rate detect here), which detects when the VSC8488 device is connected to a fixed-speed legacy device. The VSC8488 device cycles through different operating modes (10G, 3G, 1G) and determines the type of data being received. This function is performed by firmware, which then issues the link_status and rate_detect_done signals for the hardware ASM.

In 3G and 1G modes, there is no PCS decoding of the input stream. The stream is simply recovered and passed to a XAUI lane output. Those rates can only be detected by the assertion of CDR lock. In 10G mode, the 64b/66b PCS is in the datapath, so true codeword detection is done in this case.

The following illustration shows the state diagram, which is a slightly modified version of figure 73-11 in IEEE 802.3ap.

Figure 28. Auto-Negotiation Arbitration State Diagram



Downloaded by Igilbert@nevion.com on May 4, 2011 from Vitesse.com

The main differences are:

- The rate detect branch executes cyclic scan of three different signaling rates
- Link Training is started in AN_GOOD_CHECK state

For link_status_[*] and link_control_[*] state variables:

- 10G refers to 10 Gigabit Ethernet. Firmware monitors the PCS status register and reports link_status[10G] = OK upon block_lock.
- 3G refers to the 3.125 Gbps rate of a single lane of XAUI.
- 1G refers to the 1.25 Gbps rate of Gigabit Ethernet.

In addition to the various timers implemented in this state machine, and documented in the standard, the following timers are used to implement the rate detection function:

- page_detect_timer: used to time out (and branch to rate-detection) while looking for DME pages.
- timer_10g: used to time out while looking for PCS block-lock.
- timer_1g: used to time out while looking for 1.25 Gbps lock at receiver.
- timer_3g: used to time out while looking for 3.125 Gbps lock at receiver.

All timers are 32-bit programmable. For more information, including a description of the rest of the state variables and timers, refer to IEEE 802.3ap Clause_73.

2.7.1.1 Technology Ability Field

Bits 45:21 of the base page are used to advertise supported technologies. These bits are designated A[24:0]. Only the three LSBs are used. The rest are reserved for future use.

Table 43. Technology Ability Field


Bits	Technology
A0	1000BASE-KX
A1	10GBASE-KX4
A2	10GBASE-KR
A3 through A24	Reserved for future technology

These bits are set using MDIO according to the application for which the VSC8488 device is used. For example, if the VSC8488 device is to be used as a XAUI repeater, A1 is set.

A0 is set if the VSC8488 device is used as a Gigabit Ethernet repeater and A2 is set if the VSC8488 device is used as 10 GbE transceiver.

Rate detection is only done for those technologies advertised by the VSC8488 device.

Figure 29. Rate Detection



2.7.1.2 Transmitted Nonce

The transmitted nonce field is generated with the polynomial $x^5 + x^2 + 1$. It is initialized to 5'b1111 and takes on a new value with each entry into the ABILITY_DETECT state.

2.7.1.3 Role of Firmware during Auto-Negotiation

Firmware will perform the following tasks:

- Set timer values, if other than default settings are desired
- Set the "advertised abilities" page using registers 7x0010 - 7x0012

- Set the “next_page” using registers 7x001–7x0018
- Handle “next_page” exchanges with link partner
- Global control of AN through register 7x0000, which contains the mr_an_enable, mr_an_reset, and mr_an_restart signals
- Configure the VSC8488 device in 10G, 3G, or 1G modes, depending on the outcome of negotiation or rate detect
- Set the link status bits, 7x8200.15:13 (10G, 3G, 1G, respectively)
- Direct link training

Firmware will continuously monitor the 7x8120 register:

- Bits 10:0 are a one-hot live value of the current arbitration state.
- Bit 11 is the training_required flag, which is asserted upon entry into AN_GOOD_CHECK when HCD = 10G_KR.
- Bits 13:12 are reserved.
- Bit 14 is the np_rx bit, which is asserted if the link partner requests a next_page exchange.
- Bit 15 is the base_page bit, which is asserted if the received link codeword is a base_page. Otherwise, the received link codeword is a next_page.

The following states require additional activity by firmware:

- RATE_DETECT – Handle Rate Detect state machine and report link_status and rate_detect_done.
- COMPLETE_ACKNOWLEDGE - Determine if next_page exchanges are requested by the link partner.
- AN_GOOD_CHECK – Start training protocol if required, and when training is completed, or not required, configure the VSC8488 device for the rate given by link_HCD variable (7x8100.2:1). Report link status in 7x8200.15:13.

2.7.1.4 Timers

All timers run on the divided version of the 156.25 MHz reference clock. As a result, a running timer decrements every 12.8 ns.

The following table lists the timers used during auto-negotiation.

Table 44. Auto-Negotiation Timers

Timer	Period (ms)	Registers	Default (hex)
break_link	60 - 75	7x810E, 7x810F	004D7C6D (65ms)
autoneg_wait	25 - 50	7x8110, 7x8111	0023C346 (30ms)
link_fail_inhibit_short	40 - 50	7x8112, 7x8112	0035A4E9 (45ms)
link_fail_inhibit_long	500 - 510	7x8114, 7x8115	025A01C5 (505ms)
page_detect	TBD	7x8116, 7x8117	TBD

Table 44. Auto-Negotiation Timers (continued)

Timer	Period (ms)	Registers	Default (hex)
link_status_10G	TBD	7x8118, 7x8119	TBD
link_status_3G	TBD	7x811A, 7x811B	TBD
link_status_1G	TBD	7x811C, 7x811D	TBD

The timer control register, 7x811E, is used to start a given timer (self-clearing bit), and hold all timers (bit 7). All timers are released to resume counting on de-assertion of bit 7.

2.7.1.5 Advertised Ability Registers

The firmware will write the 48-bit link codeword base page, containing the advertised abilities, to registers 7x0010 - 7x0012. What gets written depends on the application of the VSC8488 device in the given system.

Table 45. Advertised Ability Fields

Field	Codeword bits	Register bits	Default Value
FEC capability	D[47:46]	7x0012.[15:14]	2'b01
Technology ability	D[45:21]	7x0012.[13:0] 7x0011.[15:5]	25'h0000004
Transmitted nonce	D[20:16]	7x0011.[4:0]	5'b11111
NP, Ack, RF	D[15:13]	7x0010.[15:13]	3'b000
Capability bits not related to PHY	D[12:10]	7x0010.[12:10]	3'b000
Echoed nonce	D[9:5]	7x0010.[9:5]	5'b00000
Selector	D[4:0]	7x0010.[4:0]	5'b00001

The following values may change, depending upon the application.

- FEC requested - D[47]
- Technology ability - D[23:21]
- NP (Next Page bit) - D[15]

2.7.1.6 Link Control

The link_control_[*] variable does not exist in the ASM because the firmware has complete control of the state of the link. Firmware monitors the state of ASM and controls the behavior associated with this variable.

2.7.1.7 Next Pages

The firmware will control the next_page exchanges with the link partner. It does this by setting the NP bit in the transmitted codeword if there are next_pages to send, and writing to the next_page codeword registers. For more information about next_page exchanges, see section 73.7.7 of 802.3ap.

If the link partner has any next_pages to send, the NP bit of the received codeword will be '1'.

The ASM loads LP base_pages in the LP base_page registers {7x0015, 7x0014, 7x0013}, LP next_pages in the LP next_page registers {7x001B, 7x001A, 7x0019}.

If the link partner has next_pages to send, the ASM goes to NEXT_PAGE_WAIT state, but only after the firmware writes to the LD next_page registers {7x0018, 7x0017, 7x0016}, in that order. The mr_next_page_loaded variable is set to TRUE upon a write to 7x0016, which is a condition for transition to NEXT_PAGE_WAIT. Because of this, writing to the LD next_page registers must be done, even if there is nothing new to write. It is the only way to set the mr_next_page_loaded variable.

The firmware sets the NP bit in the base_page or next_page if the VSC8488 device has any next_pages to send.

The firmware executes the following pseudo-code:

```
read 7x8120;

COMPLETE_ACKNOWLEDGE = 7x8120.5;

np_rx                  = 7x8120.14;

base_page              = 7x8120.15;

np_tx = Firmware chooses to engage in next_page exchanges.

If (np_tx and base_page) then

    set 7x0010.15; // NP bit of base page

If (np_tx and not base_page) then

    set 7x0016.15; // NP bit of next page

if (COMPLETE_ACKNOWLEDGE and np_rx or np_tx) then

    if (base_page) then

        read LP base_page registers {7x0015, 7x0014, 7x0013};

    else

        read LP next_page registers {7x001B, 7x001A, 7x0019};

        write LD next_page registers {7x0018, 7x0017, 7x0016};
```

2.7.2 Training

When the state machine reaches AN_GOOD_CHECK, and the negotiated rate is 10G_KR, the training required bit (7x8120.11) is set. Firmware responds to this bit by executing as described by the training state diagram and the coefficient update state diagram. When training is complete, it sets the tr_done bit (1x8201.4).

The purpose of training is to establish the optimal settings for the VSC8488 device and the LP. For more information about the training function, see IEEE 802.3ap Clause 72.

Training takes place if the negotiated technology (HCD) is 10G_KR. It is accomplished through the use of fixed-length training frames. Each frame is 548 octets in length, and the following table lists the structure and length of the training frames.

Table 46. Training Frame Lengths

Octets	
4	Frame Marker
16	Coefficient Update
16	Status Report
512	Training Pattern

| Control Channel (DME)

The frame marker is the 32-bit hex pattern FFFF0000.

The control channel is DME encoded. A DME data cell is 8 10G_KR UI (~776 ps). Therefore, the control channel is 256 UI. The control channel consists of the coefficient update field and status report field. Each carries 16 bits of information used for equalization of the LP's transmitter.

The following table lists the registers/bits that set the local transmitter equalization.

Table 47. Local Transmitter Equalization Registers and Bits

	Registers/Bits	Default
k(-1)	1x8013.7:0	0x00
k(0)	1x8014.15:8	0x1F
K(+1)	1x8014.7:0	0x09

These registers are writeable by both firmware and hardware. Hardware updates the values based on the received coefficient update field.

2.7.2.1 Coefficient Update Field

The coefficient update field is used to carry transmitter correction information to the Link Partners' equalizer settings.

Table 48. Coefficient Update Field

Cells	Name	Description
15:14	Reserved	Transmitted as 0, ignored on reception
13	Preset	1 = Preset coefficients 0 = Normal operation
12	Initialize	1 = Initialize coefficients 0 = Normal operation
11:6	Reserved	Transmitted as 0, ignored on reception
5:4	Coefficient (+1) update	11 = reserved 01 = increment 10 = decrement 00 = hold

Table 48. Coefficient Update Field (continued)

Cells	Name	Description
3:2	Coefficient (0) update	11 = reserved 01 = increment 10 = decrement 00 = hold
1:0	Coefficient (-1) update	11 = reserved 01 = increment 10 = decrement 00 = hold

The *preset* bit is used to request the LP tap settings to:

- $k(+1)=0$
- $k(-1)=0$
- $k(0)=\max$

The *initialize* bit is used to request the LP tap settings be configured such that

- $R_{pre} = 1.29 \pm 10\%$
- $R_{pst} = 2.57 \pm 10\%$

Each coefficient, k , is assigned a 2-bit field describing a requested update.

Three request encodings are defined as follows:

- **Hold** The default state for a given tap is hold, which corresponds to no change in the coefficient.
- **Increment/Decrement** The increment or decrement encodings are transmitted to request that the corresponding coefficient be increased or decreased. An increment or decrement request is transmitted until the update status for that tap indicates updated, maximum, or minimum. At that point, the outgoing requests for that tap are set to hold.

The coefficient update field to be transmitted is written by firmware to register 1x809A, which is shadowed directly to 1x009A (1x009A is read-only). The contents of this register are transmitted in the outgoing training frame, but only if the *coeff_ready* bit is asserted by firmware using 1x8201.1.

The received coefficient update field is decoded, the local tap settings adjusted accordingly, and the status report field of the outgoing training frame is assembled and transmitted. This is all handled by hardware.

The following table lists the pre-programmed registers (by firmware or default) used for preset, and initialize settings. The step size of an increment or decrement request (for each tap) is programmable.

Table 49. Increment/Decrement Register States

	Register	State	Default
k(-1)	1x8210.7:0	Preset	0x0F
	1x8212.7:0	Initialize	0x0B
	1x8214.1:0	Step Size	0x1
k(0)	1x8211.15:8	Preset	0x1F
	1x8213.15:8	Initialize	0x1F
	1x8214.3:2	Step Size	0x1
k(1)	1x8211.7:0	Preset	0x00
	1x8213.7:0	Initialize	0x1B
	1x8214.5:1	Step Size	0x1

2.7.2.2 Status Report Field

The transmitted status report field is used to signal state information to the LP. It is calculated and transmitted by hardware. The received status report field is decoded by hardware and placed in 1x0099. The receiver_ready bit is used to inform the LP that training is either completed, or should continue. Each coefficient, k , is assigned a 2-bit field describing the status of pending updates to the coefficient. The following table lists the four status encodings: not updated, updated, maximum, and minimum.

Table 50. Status Report Field


Cell	Name	Description
15	Receiver_ready	1 = Training complete. Ready to receive data. 0 = Request that training continue.
14:6	Reserved	Transmitted as 0, ignored on reception.
5:4	coefficient (+1) status	11 = maximum 10 = minimum 01 = updated 00 = not_updated
3:2	Coefficient (0) status	11 = maximum 10 = minimum 01 = updated 00 = not_updated
1:0	Coefficient (-1) status	11 = maximum 10 = minimum 01 = updated 00 = not_updated

2.7.2.3 Training Pattern

The training pattern consists of 4094 bits from the output of a PRBS11 generator, followed by two zeros, as shown in the following illustration.

Figure 30. PRBS Pattern Generator

$$G(x) = 1 + x^9 + x^{11}$$



It is transmitted at 10.3125 Gbps. The PRBS11 generator is initially seeded with all ones, and then each subsequent frame is seeded with the last value of the previous frame.

The received training pattern is used to calculate BER, which is used to determine the next coefficient update values to transmit, and to adjust EDC receiver settings.

2.7.2.4 Role of Hardware and Firmware during Training

Training functions are handled as follows:

Hardware

- DME Frame reception, lock, and decode
- DME Frame encoding and transmission
- Local transmitter equalization settings based on received coefficient update field
- Determine coefficient status bits to be transmitted in status report field
- Training pattern: generation, reception, bit error detection/counting, and frame counting

Firmware

- Training state machine
- Bit-error detector control
- Coefficient update field generation (based on BER)
- EDC receiver adjustments (based on BER)

To prepare for training, the firmware sets the max_wait_timer and wait_timer values, if other than default is desired. It also sets the frames_to_count register 1x820B. This determines the number of frames BER is calculated over. It can be a value from 0x0001

to 0xFFFF (decimal 32,767). The register settings can be made any time after power-up. There is no need to wait for the assertion of the training_required flag.

Table 51. Register Settings for Training

Timer	Period (ms)	Register(s)	Default (hex)
wait_timer	100–300 frames (43–127 μ s)	1x820C	19F1 (200 frames)
max_wait_timer	500 ms	1x820E, 1x820D	02540BE4

Firmware sets the training enable and restart bits, 1x0096.[1:0], and starts executing the training state machine.

The variable frame_lock is used by this state machine, and can be read at 1x0097.1.


The start bit for wait_timer is 1x8201.3. The latch-high done bit can be read at 1x8208.3.

The self-clearing start bit for max_wait_timer is 1x8201.2. The latch-high done bit can be read at 1x8208.2.

After starting the timers, register 1x8208 should be monitored for timer status.

Whenever a frame is transmitted, the latch-high frame_transmit_done bit (1x8208.4) is asserted. The following illustration shows the training state diagram.

Figure 31. Training State Diagram



Downloaded by Iqilbert@nevision.com on May 4, 2011 from Vitesse.com

2.7.2.5 Training Status

As shown in the following table, firmware will update the training status register (1x8097) as appropriate. bits 3:0 of this register are “shadowed” to the IEEE register 1x0097.

Table 52. 1x8097 (Shadowed to 1x0097)

15:4	RESERVED	
3	training_failure	1 = training failed 0 = no training failure
2	Training	1 = actively training 0 = not training
1	Reserved	
0	rx_trained	1 = trained 0 = not trained

The auto-negotiation (AN) arbitration state machine (ASM) uses training_done to transition out of AN_GOOD_CHECK state if HCD=10G_KR. If the training_failure bit is set, ASM transitions to TRANSMIT_DISABLE state.

2.7.2.6 Coefficient Update and Status Report


Received training frames are decoded in hardware, and the control channel fields are updated in:

- 1x0098 – Coefficient update
- 1x0099 – Status report

These registers contain the most recently decoded control channel of which no DME violations occurred.

The hardware implements the coefficient state diagram as shown in the following illustration. This diagram defines the process for updating transmit EQ coefficients in response to requests from the link partner, and also defines the coefficient update status to be reported in outgoing training frames.

Figure 32. Coefficient Update State Diagram



The coefficient values, and corresponding transmitter output waveform meet the requirements listed in the following table. For more information, refer to IEEE 802.3ap Clause 72-7.

Table 53. Tx Output Waveform Requirements by Coefficient Update

Coefficient Update ⁽¹⁾			Requirements ⁽²⁾		
C(1)	C(0)	C(-1)	$v_1(k) - v_1(k - 1)$ (mV)	$v_2(k) - v_2(k - 1)$ (mV)	$v_3(k) - v_3(k - 1)$ (mV)
increment	hold	hold	-20 to -5	5 to 20	5 to 20
decrement	hold	hold	5 to 20	-20 to -5	-20 to -5
hold	increment	hold	5 to 20	5 to 20	5 to 20
hold	decrement	hold	-20 to -5	-20 to -5	-20 to -5
hold	hold	increment	5 to 20	5 to 20	-20 to -5
hold	hold	decrement	-20 to -5	-20 to -5	5 to 20

1. Step size requirements for the tap under test apply regardless of the current value of the other taps.
2. This difference is measured relative to the voltage prior to the assertion coefficient update k equal to hold.

The output waveform must meet the requirements listed in the following table for all of the limiting cases represented in the table.

Table 54. Tx Output Waveform Requirements by Coefficient Status

Coefficient update			Requirements		
C(1)	C(0)	C(-1)	R_{PRE}	R_{PST}	v_2 (mV)
disabled	minimum	disabled	0.90 to 1.10	0.90 to 1.10	220 to 330
disabled	maximum	disabled	0.95 to 1.05	0.95 to 1.05	400 to 600

Table 54. Tx Output Waveform Requirements by Coefficient Status (*continued*)

Coefficient update			Requirements		
C(1)	C(0)	C(-1)	R _{PRE}	R _{PST}	v ₂ (mV)
minimum	minimum	disabled		4.00 (min.)	
disabled	minimum	minimum	1.54 (min.)		

The coefficient update field to be transmitted is written to 1x809A. The contents of this register are “shadowed” to IEEE register 1x009A. Before updating this register, the firmware clears the tx_coeff_ready bit (1x8201.1), sets this bit to '1' upon completion of the write to 1x809A. The status report field to be transmitted is written by hardware to 1x009B.

2.7.2.7 BER Calculation

When the error detector bit is set (1x8201.0, self-clearing), bit errors are counted during the training pattern segment of each training frame, until the given number of frames (1x820B) has been received.

A live value of the number of frames counted is in 1x820A. A live value of the bit errors counted is in 1x8209. These are non-rollover counters.

The contents of these registers are frozen when the final frame is counted. They maintain the current counts until another start is issued at 1x8201.0 and after the start is cleared.

The received training pattern is evaluated for bit errors using the reverse of the pattern generator. For more information, see [Figure 30](#), page 102. Invert the incoming training pattern using 1x8201.5; and the outgoing training pattern using 1x8201.6.

During the BER cycle, register 1x8208 can be monitored for a couple of things.

Bit 0 is the busy bit that is asserted during the duration of the BER cycle. Upon the completion of the last frame to be counted, this bit goes to '0'.


Bit 1 contains a latch-high flag that is set if, during frame reception, a DME violation occurs.

2.7.3 Firmware Option for Auto-Negotiation

Setting the firmware bypass bit (7x8200.10) disables the hardware AN arbitration state machine, and gives full control of arbitration to firmware.

In this mode, incoming 48-bit DME frames are decoded and saved in registers 7x8040-7x8042. The following illustration shows the signal path for autoneg_top without the datapath.

Figure 33. autoneg_top Signal Path



Outgoing DME pages are written, by firmware, to 7x8203 - 7x8205. To ensure that the DME transmitter does not transmit partially written pages, the tx_cw_ready bit (7x8200.2) must be cleared before writing the DME pages, and set, after.

The following table lists the signals needed by firmware that are generated by the DME transcoding blocks and placed in register 7x8201.

Table 55. DME Transcoding Block Signals

Bit	Variable	Purpose	Source (hardblock)
7	match_pg_ready	The ability match page (7x8043-45) or acknowledge match page (7x8046-48) registers have been updated	DME receiver (autoneg_rx)
6	rx_cw_ready	Inform firmware that new codeword has been received	DME receiver (autoneg_rx)
5	ack_finished	State variable	DME transmitter (autoneg_tx)
4	an_recieve_idle	State variable	DME receiver (autoneg_rx)
3	ability_match	State variable	DME receiver (autoneg_arb)
2	acknowledge_match	State variable	DME receiver (autoneg_arb)
1	consistency_match	State variable	DME receiver (autoneg_arb)
0	mr_next_page_loaded	State variable	'1' upon write of 7x0016

Firmware writes to the following register (7x8200) during arbitration.

Table 56. Firmware Writes during Arbitration

Bit	Variable	Purpose	Destination (hardblock)
11	toggle_tx	Sets toggle bit of next-page codeword	AutoNeg (autonex_top)
10	firmware_bypass	Set if arbitration state machine implemented in firmware	AutoNeg (autoneg_top)
8:7	link_HCD	Used by link_fail_inhibit timer. If link is 10G, timer is set to long count. Otherwise, short count	AutoNeg (autoneg_top)
5	mr_next_page_loaded_clr	Clear bit 7x8201.0	Local clear function
4	transmit_disable	State variable	DME transmitter (autoneg_tx)
3	transmit_ability	State variable	DME transmitter (autoneg_tx)
2	tx_codeword_ready	State variable	DME transmitter (autoneg_tx)
1	an_link_good	State variable	DME receiver (autoneg_rx) DME transmitter (autoneg_tx)
0	complete_ack	State variable	DME transmitter (autoneg_tx)

2.7.3.1 Firmware Access to IEEE Read-Only Registers

The on-device processor accesses the register block with read and write operations using the Bus Interface Unit (BIU). Some AN registers defined by IEEE are read-only (RO), and yet must be updated by firmware. Because they are RO type registers, firmware has no access to them. To get around this problem, the VSC8488 device contains a set of RW registers whose addresses differ from the IEEE registers by the MSB. The contents of these firmware registers, directly update the IEEE registers if the firmware_bypass bit is set. The following table lists these registers.

Table 57. Firmware IEEE Registers

IEEE RO Register	Firmware RW Register	Function
7x0001	7x8001	Status
7x0013 - 7x0015	7x8013 - 7x8015	LP Base-Page
7x0019 - 7x001B	7x8019 - 7x801B	LP Next-Page
7x0030	7x8030	Backplane Ethernet Status

2.7.4 Forward Error Correction (FEC)

The KR FEC is implemented as defined in IEEE 802.3ap Clause 74.

During AN, FEC ability is advertised in bit 46 of the base page. Bit 47 is used to request FEC on the link. If both, the VSC8488 device and the LP advertises FEC ability, and either one requests FEC on the link, then FEC will be enabled.

FEC control, based on negotiated HCD, is handled by hardware. Also, FEC can be enabled independent of any other KR function. There are two vendor specific FEC bits:

- 1x8300.1 – *fec_inframe* bit, which is a latch-low bit which can be used by management to determine the lock status of the FEC receiver.

- 1x8300.0 – *fec_rstmon* bit, which is used to reset the FEC counters.

2.8 Loopback and Bypass

The VSC8488 device has two 10-gigabit data ports: XAUI and XFI. There are several options available to the user for routing traffic between the various ports. The purpose of this section is to outline the operation of several loopback modes. These modes can be extremely useful for both test and debug purposes. Data path routing and loopback controls are enabled through the MDIO interface.

2.8.1 Loopback Modes

There are two types of loopback modes: system and network. In general, system loopbacks affect XAUI traffic and network loopbacks affect SFI traffic.

The following table provides a summary of the system loopbacks.

Table 58. System Loopback Summary

Loopback	Name	Loopback Enable	Retiming
B	PHY XS shallow system loopback	4x800E.13 = 1	Phase delay only, XAUI XTX[3:0] signals retimed from XAUI XRX[3:0] recovered clock
G	PCS system loopback	3x0000.14 = 1	XAUI XTX[3:0] signals retimed to SREFCLKP/N
J	PMA/WIS system loopback	2x0000.14 = 1 1x0000.0 = 1	XAUI XTX[3:0] signals retimed to SREFCLKP/N

The following table provides a summary of the network loopbacks, which primarily affect SFI traffic.

Table 59. Network Loopback Summary

Loopback	Name	Loopback Enable
A	PHY XS deep network loopback	4x0000.14 = 1 4x800E.13 = 0
F	PCS gearbox network loopback	3x8005.3 = 1
K	PMA network loopback	1x8012.14 = 0

2.8.1.1 Loopback A

Loopback A is located in the XAUI PHY. It reroutes the data from the 10:1 MUX in the XAUI PHY into the 1:10 DEMUX, as shown in the following figure. XFI data is retimed with PMA CRU. To enable loopback A, set both of the following: LPBK_A (4x0000.14) set to 1 and LPBK_B (4x800E.13) set to 0. The default value for bit 14 is 0 (loopback disabled). XFI ingress (RXINP/N) data is mirrored to the XAUI egress port (XTX[3:0]P/N) simultaneously without further MDIO instructions. When loopback A is enabled, the XAUI signal detect has to be disabled. To disable the XAUI signal detect, set 4xE600.1 to 1.

2.8.1.2 Loopback B

Loopback B routes the incoming XAUI data through the 1:10 DEMUX and then loops back before the 10b/8b decoder into the 10:1 MUX. Data is retimed by the recovered XAUI clock. No 10b/8b decoding or lane synchronization is performed. System XAUI data is also mirrored to the XFI Tx port. To enable loopback B, set the LPBK_B register (4x800E.13) to 1.

2.8.1.3 Loopback F

Loopback F routes the incoming XFI data after the receive PCS gearbox back into the transmit PCS gearbox. Network XFI Rx data is also mirrored to the XAUI egress port. To enable loopback F, set LPBK_F (3x8005.3) to 1.

2.8.1.4 Loopback G

Loopback G routes the incoming XAUI data through the PCS transmit gearbox back into the PCS receive gearbox. The data transmitted to the XFI Tx port is a continuous stream of repeating 0x00FF words. To enable loopback G, either set LPBK_G (3x0000.14) to 1.


2.8.1.5 Loopback J

Loopback J routes the incoming XAUI data from the PCS (or WIS if enabled) back into the PCS (or WIS if enabled). This loopback is enabled for both PMA and WIS system loopbacks. The data transmitted to the XFI Tx port is a continuous stream of repeating 0x00FF data. To enable loopback J, set any of the following: LPBK_J_PMA (1x0000.0) set to 1 or LPBK_J_WIS (2x0000.14) set to 1.

2.8.1.6 Loopback K

Loopback K routes the incoming 10-gigabit XFI data back to the 10-gigabit XFI output, as shown in the following figure. Loopback K is protocol agnostic. Data is retimed with the 10-gigabit recovered clock. Network XFI Rx data is also mirrored to the XAUI egress port. To enable loopback K, set any of the following: LPBKN_K (1x8000.8) set to 0 (the default is 1, disabled). Set the CMU refclk to the PMA recovered clock (1x8017.3:1 = 1x0).

Figure 34. VSC8488 Channel Clock Block Diagram



ver 0.7 05/05/10
Vitesse Confidential

Downloaded by Iqilbert@nevision.com on May 4, 2011 from Vitesse.com

2.9 Low-Speed Serial Interfaces

This section contains information about the low-speed serial interfaces of the VSC8488 device. The primary control and monitor interfaces in the design are:

- MDIO
- Two-wire serial (master) used to load the firmware from an EEPROM
- Two-wire serial (master) interfaces for connection to SFP+/XFP modules. Two-wire serial busses brought out through GPIO pins. Each module requires a dedicated two-wire serial because every optics module has the same slave address. These two-wire serial (masters) will be able to access all module register as was done in the 8486 (a two-wire serial instruction is initiated by writing to MDIO registers).
- Two-wire serial (slave). This interface is enabled by default after device reset. The SCL/SDA pins are brought out on GPIO pins. The two-wire serial-slave function is disabled by reconfiguring the GPIO pins to a different function.
- UART interface is enabled by default after device reset. The UART Tx/Rx pins are brought out on GPIO pins. The UART function is disabled by reconfiguring the GPIO pins to a different function.
- Miscellaneous GPIO (General Purpose Input/Outputs). GPIO pins can be used as:
 - Data/Link activity LED output driver
 - PMA Loss-of-lock output for Sync-E applications
 - Two-wire serial (master) interface/channel for communication with XFP/SFP optics modules
 - SFP module present input/channel
 - SFP module's TX_DISABLE output/channel
 - Two-wire serial (slave) interface for read/writing registers
 - UART interface
 - WIS ROSI/TOSI interfaces
 - WIS Interrupt A/B output signals/channel
 - HW CRC output status useful when the firmware is loaded through MDIO/two-wire serial (slave)
 - Output to monitor many internal nodes when debugging the part

2.9.1 MDIO Interface

This section provides an overview of the management data input/output (MDIO) serial interface. The MDIO interface contained in the VSC8488 device complies with IEEE 802.3ae Clause 45. For more information, see the IEEE standard.

MDIO instructions can be used to read registers, write registers, perform post-read-increment-address instructions, and load firmware into the internal memory.

The PADDR[4:2] pins select the MDIO port addresses to which the VSC8488 will respond. A single VSC8488 device requires the use of four MDIO port addresses, one for each channel. The port address transmitted in MDIO read/write commands to access registers in a particular VSC8488 channel is shown in the following table. The port address is a function of the PADDR pins and a pre-programmed number indicating the channel number. Up to eight VSC8488 devices can be controlled by a single MDIO host.

Table 60. MDIO Port Addresses Per Channel

Channel Number	Channel's Port Address
3	N/A
2	N/A
1	{PADDR[4:1], 1}
0	{PADDR[4:1], 0}

The maximum data rate of the MDIO interface is a function of the REFCLKP/N frequency and the duty cycle of the MDC pin. The MDIO interface will operate at 12 Mbps when the REFCLKP/N frequency is greater than 144 MHz if the MDC duty cycle is 50%. The MDIO interface will operate at 12 Mbps when the REFCLKP/N frequency is 156.25 MHz and the MDC duty cycle is 47% to 53%. The maximum MDIO data rate is reduced to 10.6 Mbps when the REFCLKP/N frequency is 128 MHz with an MDC duty cycle of 50%. Contact your Vitesse sales representative to determine the maximum MDIO data rate when operating conditions are outside the noted situations.

The management frame format supports indirect addressing to provide more accessible register space within each MDIO manageable device (MMD). For more information, see [Figure 35](#), page 115. The following table lists the management frame format.

Table 61. Management Frame Format for Indirect Register Access

Frame	PRE	ST	OP	PRTAD	DEVAD	TA	Address/Data	Idle
Address	1...1	00	00	PPPPP	EEEE	10	AAAAAAAAAAAAAAAA	Z
Write	1...1	00	01	PPPPP	EEEE	10	DDDDDDDDDDDDDDDD	Z
Read	1...1	00	11	PPPPP	EEEE	Z0	DDDDDDDDDDDDDDDD	Z
Read increment	1...1	00	10	PPPPP	EEEE	Z0	DDDDDDDDDDDDDDDD	Z

A 16-bit address register stores the address of the register to be accessed by data transaction frames. The address register is overwritten by address frames. After device reset, the contents of the address register is set to 0. On power up, the contents of the address register are undefined.

Write, read, and post-read-increment-address frames access the register address stored in the address register. Write and read frames do not modify the contents of the address register.

After receiving a post-read-increment-address frame and completing the read operation, the address register is incremented by 1. When the register contains 65,535, the address register is not incremented.

The idle condition is a high-impedance state. All tri-state drivers are disabled, and the pull-up resistor pulls the MDIO line to 1.

At the beginning of each transaction, the station management entity (STA) sends a preamble (PRE) sequence of 32 continuous 1 bits on MDIO during 32 corresponding

cycles on the management data clock (MDC), providing a pattern that the MMD uses to establish synchronization. All MMDs observe the 32 continuous 1 bits before responding to any transaction.

Figure 35. MDIO Frame Format

PRE 32	ST	OP	PA 5	DA 5	TA	D 16	Z
The MDIO frame format consists of the eight segments, shown above. Definitions for the segments are shown in the following table.							
PRE 32	32 bits of 1 supplied by the STA.						
ST	2 bits of 0, which indicates the start of frame.						
OP	2 bits of Op-Code as described in IEEE 802.3ae Clause 45.						
PA 5	5 bits of port address, which provides up to 32 ports to a physical bus.						
DA 5	5 bits of destination MMD address, which provides up to 32 MMDs to a port.						
TA	2 bits of turnaround time to change the bus ownership from the STA to MMD if required.						
D 16	16 bits for address/data driven on the bus by the current master of the bus, the STA for write operation, and the MMD for a read or read-address-increment operation.						
Z	Idle time, bus tri-stated.						

The start of frame (ST) is indicated by the 00 pattern. Frames containing the ST = 01 pattern defined in IEEE 802.3ae Clause 22 are ignored.

The operation code (OP) indicates the type of transaction being performed by the frame:

- 00: Frame payload contains the address of the register to be accessed.
- 01: Frame payload contains data to be written to the register address supplied in the previous address frame.
- 11: Frame is a read operation.
- 10: Frame is a post-read-increment-address operation.

The port address (PRTAD) consists of 5 bits. The first bit transmitted and received is the MSB. The device address (DEVAD) also consists of 5 bits. The first bit transmitted and received is the MSB.

Turnaround (TA) is a 2-bit time spacing between the DEVAD field and the frame data field to avoid contention during a read transaction. For a read or post-read increment address transaction, the station management entity (STA) and the MDIO manageable device (MMD) remain in a high-impedance state for the first bit time of the turnaround. The MMD drives a 0 bit during the second bit time of the turnaround. For a write or address transaction, the STA drives a 1 for the first bit time of the turnaround, and a 0 for the second bit time of the turnaround.

The address or data field consists of 16 bits. For an address cycle, it contains the address of the register to be accessed on the next cycle. For read, write, and increment

read cycles, the field contains the data for the register. The first bit transmitted and received is bit 15.

MDIO is a bidirectional signal that can be sourced by the station management entity (STA) or MDIO manageable device (MMD). For more information about MDIO timing specifications, see “MDIO Interface,” page 113.

MDIO write instructions to an invalid register address will be ignored. Read back of invalid register addresses yields 0xFFFF or 0x0000 depending on the reason the address was invalid. 0xFFFF is returned on a read of an invalid channel number which occurs when the port number in the instruction does not match pins PADDR[*]. The read data is 0xFFFF because the MDIO pin is left in high impedance state and an external pull-up brings the bus high. 0xFFFF is also returned on a read when a valid channel number is specified, but the device number is invalid. 0x0000 is returned on a read when a valid channel and device numbers are specified, but the register address does not exist in the part. Valid channel numbers are 0, 1, 2 and 3. valid device numbers are 1, 2, 3, 4, 7, 30, 31.

Firmware can be loaded into the microprocessor's RAM through the MDIO interface. Reads and writes to the RAM can be performed only when the microprocessor is held in software reset. A read of RAM address space when the μ P is NOT in software reset returns all 0's since this is considered an invalid register address. Firmware is loaded into RAM through the MDIO interface by writing to device #31 in *any valid port number* (0-3). The MDIO read/write instructions operate on 16 bits of data whereas each RAM data word is 32 bits. Thus two MDIO write instructions are required to load one 32-bit word into RAM. Of the 16 register address bits in each MDIO instruction, the 15 most significant bits specify the RAM word address. The least significant register address bit indicates whether RAM data bits [31:16] or [15:0] are to be accessed. Setting the register address bit to 0 selects data bits [31:16]. Setting the register address bit to 1 selects data bits [15:0]. The following table lists the mapping of MDIO register address to RAM half data word.

Table 62. MDIO Register Address to RAM Address Mapping

RAM Word Number	MS-Word	LS-Word
Word0	{15'h0000, 0}	{15'h0000, 1}
Word1	{15'h0001, 0}	{15'h0001, 1}
Word2	{15'h0002, 0}	{15'h0002, 1}
Word3	{15'h0003, 0}	{15'h0003, 1}
...
Word32,767	{15'h7FFF, 0}	{15'h7FFF, 1}

2.9.2 Two-Wire Serial (Master) for Loading Firmware

A two-wire serial master interface in the VSC8488 device is used exclusively to load firmware from an EEPROM. STWSCL_FIRM and STWSDA_FIRM are the two-wire serial master interface pins. The two-wire serial master interface is enabled only when firmware is to be loaded from an EEPROM. An EEPROM device is the only slave device that can be connected to the two-wire serial master interface.

The slave address sent in two-wire serial instructions from the VSC8488 to an EEPROM is a function of the STWA1 and STWA0 pins and the type of 128 kB EEPROM being addressed. The VSC8488 supports two different methods for addressing data in 128 kB

EEPROMs. There is a difference in the way 64 kB pages of memory within the EEPROMs are addressed. The EEPROMs effectively make use of two slave addresses to access two 64 kB pages.

The 7-bit slave address formats transmitted by the VSC8488 consist of four fixed bits and the STWA0 and STWA1 pins as follows:

- Microchip 24xx1025: { 1010, Page#, STWA1, STWA0 }
- Atmel AT24C1024B: { 1010, STWA1, STWA0, Page# }

Important The two-wire serial master interface does not support multiple masters on the bus. Firmware cannot be loaded from one EEPROM into multiple VSC8488 devices. There must be one EEPROM from which firmware will be loaded for every VSC8488 device on the board.

The two-wire serial master issues a bus reset sequence before addressing the EEPROM. This reset ensures that the EEPROM is brought to an idle state, in case the firmware execution from the EEPROM was previously interrupted and a reset was issued to the VSC8488 to restart firmware load and execution. For more information about the two-wire serial bus reset sequence, see [Figure 36](#), page 119.

The following table lists the firmware load configuration settings.

Table 63. Firmware Load Modes

MODE1 Pin	MODE0 Pin	Firmware Load Method
0	0	MDIO or two-wire serial slave interface
1	0	Microchip 24xx1025-format EEPROM through two-wire serial master interface
1	1	Atmel AT24C1024B-format EEPROM through two-wire serial master interface

2.9.3 Two-Wire Serial (Master) for SFP/SFP+ Monitoring

A two-wire serial (master) interface per channel is provided in the VSC8488 device for communicating with a SFP/SFP+ module. A separate two-wire serial bus is required for every module because each module has identical slave addresses. This makes it impossible to share multiple modules on a bus. The two-wire serial (master) can read a page of 32 of SFP/SFP+ registers and store the read values into the 16 on-device registers (two bytes in each of the 16 addresses 30x8010-801F) per channel in the VSC8488 device. Those mirrored registers may be accessed using the MDIO and two-wire serial (slave) interfaces. There is one on-device write register (30x8005) per channel in the VSC8488 device. The contents of the write registers may be written to a SFP/SFP+ module register.

The two-wire serial (master) operation is simplified from previous chips. It is the combination of previous Auto mode and Manual mode. The two-wire serial (master) can read 1-32 registers (specified in 30x8003), starting from any slave device memory location (specified in 30x8002), from any two-wire serial slave device (address specified in 30x8001), and store to on-device registers starting from any address (from 30x8010 to 30x801F, specified in 30x8004).

The first byte of read data is stored at the LSB byte of the address, the second byte is stored at the MSB byte of the address, the third byte is stored at the LSB byte of the

next address, the fourth byte is stored at the MSB byte of next address, and so on, until the read is finished. The contents of other registers are not changed. The two-wire serial (master) can write the content of write register 30x8005 to any memory location (30x8002) of any slave device (30x8001).

Before any two-wire serial (master) instruction is executed, the following registers need to be set up depending on read or write instruction:

- 30x8001: slave device ID, using 7-bit addressing, default 0x50 (for slave ID A0)
- 30x8002: starting slave device memory location, default 0x0000
- 30x8003: number of registers to be read, default 0x0020 (32)
- 30x8004: starting on-device register address to store read data, default 0x8010
- 30x8005: write register, default 0x0000

The user can write to 30x8000 to start two-wire serial (master) operation:

- 30x8000.15: two-wire serial speed, 0: 400 kHz; 1: 100 kHz
- 30x8000.14: Interface, 0: MDIO/two-wire serial slave; 1: uP
- 30x8000.13: reserved, should be 0x0
- 30x8000.12: disable reset sequence, 0: enable reset sequence; 1: disable reset sequence
- 30x8000.11:5: reserved, should be 0x0
- 30x8000.4: read or write action, 0: read, 1: write
- 30x8000.3:2: instruction status for MDIO/two-wire serial slave interfaces, 00: idle; 01: command completed successfully; 10: command in progress; 11: command failed.
- 30x8000.1:0: instruction status for uP interface, 00: idle; 01: command completed successfully; 10: command in progress; 11: command failed.

Values of register 30x8001-8005 are taken when instruction is executed (write to 30x8000). When MDIO/two-wire serial slave instruction status is Idle (30x8000.3:2 = 00), any write to 30x8000 will initiate a two-wire serial operation. When MDIO/two-wire serial slave instruction status is In Progress (30x8000.3:2 = 10) and uP instruction status is Idle (30x8000.1:0 = 00), a MDIO/two-wire serial slave write to 30x8000 will be ignored and an uP write to 30x8000 will initiate a two-wire serial operation.

A read operation (write 0x0000 to 30x8000) reads "*n*" (specified in 30x8003) registers, starting from slave device memory location specified in 30x8002, from two-wire serial slave device specified in 30x8001, and store to on-device registers starting from address specified in 30x8004.

The first byte of read data is stored at the LSB byte of the address, the second byte is stored at the MSB byte of the address, the third byte is stored at the LSB byte of the next address, the fourth byte is stored at the MSB byte of next address, and so on, until the read is finished. For example, if the request is to read 3 bytes starting from memory location B0 and store it on-device registers starting from 31x801A, the byte read from B0 is stored at 31x801A[7:0], the byte read from B1 is stored at 31x801A[15:8], the

byte read from B2 is stored at 31x801B[7:0]. The contents of 31x801B[15:8] and other registers are not changed. Register 30x8005 is not needed for read operation.

Note Excess registers read from slave device are discarded. For example, if the request is to read 16 registers starting from memory location B0 and store in on-device registers starting from 31x801D, the read operation reads all 16 registers (B0-BF) from the slave device, but stores only B0-B7 to 31x801D-801F; B8-BF is discarded.


A write operation (write 0x0010 to 30x8000) will write the content of write register 30x8005 to memory location specified in 30x8002 of slave device specified in 30x8001. Register 30x8003 and 30x8004 are not needed for write operation.

The user should poll 30x8000 to check the status of the operation. 30x8000 bits [3:2] report the status. The operation is still in progress when the status bits are 10. When operation is still in progress, write to register 30x8000 is ignored. Read 30x8000 after command complete resets command status to 00, Idle.

To save power, a clock-gating-macro is used to generate a one-pulse-clock only when registers are read or written. Registers 30x8000-802F are clocked by this one-pulse-clock.

A two-wire serial bus "Reset" sequence can be optionally transmitted before a slave is addressed in order to ensure the slave device is initially in an idle state.

Figure 36. Two-Wire Serial Bus Reset Sequence



The reset sequence is transmitted when a new read or write operation is started. That does not necessarily mean the reset sequence will occur at every START symbol. Take reading a byte from the slave as an example. The sequence of events for a read is to send the reset sequence, transmit the slave address byte in write mode, transmit the slave's register address to be read, send a Re-START symbol, transmit the slave address in read mode, receive data byte from the slave, then issue a STOP symbol. Note the reset sequence is not sent prior to sending the second slave address byte in read mode. Transmission of the two-wire serial reset sequence is enabled/disabled with register 30x8000.12.

The two-wire serial (master) transmits the two-wire serial commands at data rates of 100 kbps (Standard Mode), and 400 kbps (Fast Mode) as determined by the setting of register bits 30x8000.15.

The per channel two-wire serial bus interface pins SDA and SCL available for connection to SFP/SFP+ modules may be used as general purpose I/O (GPIO) when the two-wire serial (master) function is not needed. Registers 30x012C, 30x012E, 30x0104, 30x0106, 30x0118, 30x011A, 30x010C, 30x010E program whether the pins function as two-wire serial interface pins or GPIO. GPIO usage is the default setting.

There is a single two-wire serial (master) logic block in each channel used to issue commands on the two-wire serial bus. That block accepts inputs from the various

interfaces (MDIO, two-wire serial slave, or microprocessor) to trigger the start of two-wire serial commands. A request to send two-wire serial command from any of the interfaces is ignored if the two-wire serial (master) is busy sending two-wire serial command from a previous request.

If microprocessor is scheduled to use SFP two-wire serial (master), it should write a "1" to register 30x800F.0. This will reserve SFP two-wire serial (master) for microprocessor, and warn other interfaces not to use it after current operation is finished. After microprocessor is done, it should write a "0" to register 30x800F.0 to clear it. When microprocessor write to 30x8000 to initiate a two-wire serial operation, it should write a "1" at bit 30x8000.14.

If MDIO/two-wire serial slave sent a command to read slave memory locations to on-device registers, after the command is done, but before MDIO/two-wire serial slave fully read those registers, microprocessor sends a command to read other memory locations, on-device registers will be overwritten.

2.9.4 Two-Wire Serial Slave Interface


The VSC8488 device supports a two-wire serial slave interface, enabling an external master device to control the VSC8488 device. The two-wire serial slave interface can read registers, write registers, and load firmware into internal memory.

The two-wire serial slave SCL and SDA pins, STWSCL_S and STWSDA_S, are multifunction general purpose I/O (GPIO) pins. The GPIO pins are configured to serve SCL and SDA functions following device reset.

A valid START condition is generated by the master device by transitioning the SDA line from high to low while the SCL line is high. Data is then transferred on the SDA line, most significant bit (MSB) first, with the SCL line clocking data. Data transitions during SCL low periods are valid (read) or latched (write) when SCL pulses high then low. Data transfers are acknowledged (ACK) by the receiving device (VSC8488) for data writes and by the master for data reads. An acknowledge is signaled by holding the SDA signal low while pulsing SCL high then low. The master terminates data transfer by generating a STOP condition by transitioning SDA low to high while SCL is high.

Note If the external two-wire serial master device gets out of sync with the VSC8488 two-wire serial slave interface, the master device must issue a bus reset sequence, which puts the VSC8488 two-wire serial slave interface back into a state that allows it to receive future two-wire serial instructions. The external two-wire serial master device and the VSC8488 two-wire serial slave interface can become out-of-sync and freeze the bus if either is reset during an instruction. For more information about the two-wire serial bus reset sequence, see [Figure 36](#), page 119. The following illustration shows the two-wire serial timing.

Figure 37. Timing Diagram




The two-wire serial slave address is a function of the MDIO port address pins PADDR[4:2] and four fixed values. The 7-bit slave address for the VSC8488 device is {1000, PADDR[4], PADDR[3], PADDR[2]}.

Note The two-wire serial slave interface does not work with two-wire serial masters using 10-bit slave addresses.

Registers in the VSC8488 device are accessed using the 24-bit addressing scheme shown in the following illustration. The first 8 bits consist of the channel number and the MDIO device number of the register to be accessed. The next 16 bits consists of the actual register address. For example, the 24-bit register address for accessing register 1x8000 in channel 3 is 0x618000.

When a register is accessed, 16 bits of data are always read or written.

Figure 38. Two-Wire Serial (slave) Register Addressing Format




Note An illegal two-wire serial slave write instruction to an invalid channel will return an ACK when the slave address is valid, even though no write action was performed. An illegal two-wire serial slave read instruction to an invalid channel number, device number, or register address will return a read value of 0x0000.

The two-wire serial slave interface supports auto-incrementing of register addresses to reduce the time it takes read or write sequential address registers. The auto-increment feature is useful for loading firmware into the internal memory.


The following illustration shows the SDA pin state during support register read and write operations.

Figure 39. Write Instruction




The VSC8488 device supports sequential write operations. Two bytes of data must be sent for each register address, as shown in the following illustration.

Figure 40. Sequential Write Instruction




The following illustration shows a register read operation. The register to be addressed is specified by initiating a register write operation. After three register address bytes are sent to the VSC8488 device, a start condition must be sent to the VSC8488 device, followed by the device address with the read/write bit set to logic high. The two-byte register contents are then transmitted from the VSC8488 device. The two-wire serial master sends a NO ACK to the VSC8488 device after the second data byte to indicate that it is done reading data.

Figure 41. Read Instruction



If an ACK is sent after the second data byte, the VSC8488 device assumes that a sequential register read is being requested and transmits the contents of the next register address. Sequential register reads continue until a NO ACK is sent. The following illustration shows a sequential read operation.

Figure 42. Sequential Read Instruction



2.9.5 UART

The VSC8488 device has a UART interface for use in evaluation systems. Special firmware is required to enable the UART interface. Contact your Vitesse sales representative if you need to use this interface.

2.9.6 JTAG

The VSC8488 device has an IEEE 1149.1–2001 compliant JTAG interface. The 10 Gbps serial I/Os are not included in the JTAG boundary scan chain. Contact your Vitesse sales representative for the BSDL file containing the pin order in the boundary scan chain.

Note For the EXTEST (0000) and CLAMP (0101) JTAG instructions, the RESETN boundary scan cell must be preloaded with a 1 before execution to prevent the JTAG TAP controller from being reset and clearing the instruction codes. To preload a 1 to the RESETN boundary scan cell, write a SAMPLE/PRELOAD instruction (0010).

After powerup, the JTAG TAP controller must be reset using the TRSTB pin in one of two ways: For designs not using JTAG features, TRSTB should be constantly driven LOW; for designs using JTAG features, TRSTB must be driven low after power is applied to the VSC8488 to reset the JTAG TAP controller before part operation.

The following table lists the supported JTAG instruction codes. Please contact your Vitesse sales representative if JTAG is used with $V_{DDTTL} = 1.2\text{ V}$.

Table 64. JTAG Instruction Codes

Instruction	Instruction Code	Selected Data Register	Device Operating Mode	Description
EXTEST	0000	Boundary Scan	Test	JTAG Instruction.
IDCODE	0001	Device ID	Normal	JTAG instruction used to read the device identification register.
SAMPLE/PRELOAD	0010	Boundary Scan	Normal	JTAG Instruction.
HIGHZ	0100	Bypass	Test	JTAG Instruction. Provides the ability to place all outputs in high impedance state to facilitate manufacturing test and PC board diagnostics. The XAUI serial data outputs are not put into high impedance state.
CLAMP	0101	Bypass	Test	JTAG Instruction. Provides the ability to place all outputs in a predefined state while the scan process is being used for other devices on a PC board.
	0111	UDR0		
	1000	UDR1		
	1001	UDR2		
BYPASS	1111	Bypass	Normal	JTAG Instruction.

2.10 Operating Modes

The VSC8488 device can be operated with or without firmware. Use the MDIO or two-wire serial slave mode to program the EDC and KR driver for interfacing with LR/SR/Cu-Cable. If adaptive EDC or KR auto-negotiation is required, then firmware should be loaded for these applications. Adaptive EDC is required for LRM support.

Use KR auto-negotiation to set up the driver and receiver for backplane applications or use MDIO/two-wire serial programming to set up the required driver and receiver capability to compensate the fixed channel loss of the different channels over the backplane.

For firmware operating, there are three mode pins dedicated for the different options.

MODE2 pin is currently not being used.

2.10.0.1 Firmware Load Mode, EEPROM Address Format

The MODE1 and MODE0 pins are used to control the following:

Select whether firmware is loaded through the two-wire serial (master) using EEPROM or through MDIO/two-wire serial (slave). The source of the firmware needs to be known so the microprocessor's starting address of execution can be set (external EEPROM address vs. internal OCM (On Chip Memory)) prior to deassertion of device reset. The state of the microprocessor software reset following hardware reset is also a function of the firmware load mode. The microprocessor is initially in SW reset when the firmware is to be loaded through the MDIO interface. The microprocessor is not in SW reset at power-up when firmware is loaded from an EEPROM. The microprocessor immediately fetches the first instruction from the EEPROM once the device's reset state has been deasserted.

128 kB EEPROMs do not have a standard protocol for accessing 64 kB memory pages – different vendors uses different procedures. The address sent in the two-wire serial instruction is different. A mode pin will select the format of the address in the two-wire serial instruction so our customers are not locked into using a specific EEPROM vendor.

Pins MODE1 and MODE0 select the modes listed in the following table:

Table 65. Operating Modes for Pin Control

MODE1 Pin	MODE0 Pin	Firmware Load Method	EEPROM Slave Addressing
0	0	FW loaded through MDIO or two-wire serial (slave)	N/A
0	1	FW loaded from EEPROM using two-wire serial (master)	Support vendor A = Atmel AT24C1024B { 4'b1010, STWA[1], STWA[0], Page}
1	0	FW loaded from EEPROM using two-wire serial (master)	Support vendor B = Microchip 24xx1025 { 4'b1010, Block, STWA[1], STWA[0]}
1	1	FW loaded from EEPROM using two-wire serial (master)	Support vendor C - reserved

2.10.0.2 Default Operation

Default operation is LAN mode for all four channels with all VCOs being driven by the XREFCK (XAUI) reference clock pin at 156.25 MHz. Register bit settings must be changed through MDIO/ P write instructions to switch to a different operating mode.

In general, for standard LAN application with SFP+ modules (SR/LR), the device is up and running after power up, without any firmware loading or register programming.

2.11 Loading Firmware

This section contains information about loading firmware to the VSC8488 device. Applications using electronic dispersion compensation (EDC) must load firmware into the VSC8488 device after powerup to enable the EDC feature. Firmware can be automatically loaded from an EEPROM connected to the VSC8488. Firmware can also be loaded through the MDIO or two-wire serial slave interfaces.

2.11.1 EEPROM

To load firmware using an EEPROM device, select the appropriate MODE pin settings. For more information about the MODE pin configuration settings, see [Table 63](#), page 117. When enabled, firmware is automatically transferred from the EEPROM to the VSC8488 device when the hardware reset pin or microcontroller software reset is de-asserted (1E×8002.7).

The EEPROM device must hold 128 kB of data. Data stored in the EEPROM is accessed through a two-wire serial interface using the STWSCL_FIRM and STWSDA_FIRM pins.

2.11.2 MDIO and Two-Wire Serial Slave Interfaces

Alternatively, firmware can be loaded to the VSC8488 memory through the MDIO or two-wire serial slave interfaces. The MODE1 pin must be driven to a logic low state for this method of loading firmware.

Data can be written to the VSC8488 memory only when the microcontroller is in a software reset state. To invoke a microprocessor software reset, write a logic high to register 1E×8002.7. The microcontroller will default to the software reset state after a hardware reset if MODE1 was driven to logic low when the hardware reset was de-asserted. Channel 0, device 29 is to be specified in the write instruction when loading the firmware into VSC8488 memory. After the firmware has been loaded into VSC8488 memory, the microcontroller software reset register 1E×8002.7 must be cleared. Writing a logic low to the microcontroller software reset register immediately starts execution of the adaptive EDC algorithm.

To verify if the VSC8488 is ready to receive MDIO and two-wire serial instructions, read the device ID register 1E×8000. The device is ready to receive register write instructions when the device ID returns 0×8247.

The following list contains the first few lines of a sample firmware file for illustration purposes only. The sample does not represent the actual firmware. Firmware is provided in Motorola hex format.

```
S00C000065646334322E7333721B
```

```
S315BFB000003C16008036D6000040966000000008213E
```

```
S315BFB000100000102100001821000020210000282177
```

Lines starting with S3 contain data to be loaded into the VSC8488 internal RAM. The next two digits are a hexadecimal number indicating the number of remaining bytes contained in the line. The remaining bytes in the line contain a checksum, data to be written to VSC8488 memory, and a memory address where the data is to be written. The data fields in the firmware are always 4 bytes in size to match the word size of the

VSC8488 memory. The 4 bytes following the byte count is the address the microcontroller uses to access data in the VSC8488 memory. The address in this line indicates the VSC8488 memory address where the next 4 bytes of data are to be written. Subsequent 4-byte data fields are written to the next higher VSC8488 memory address. The next higher address is the current address plus four, because the microcontroller considers each byte of data one address and there are 4 bytes of data in each data word. The last byte of data in the line is the checksum value.

The following sample firmware file contains added spaces for improved readability.

```
S3 15 BFB00000 3C160080 36D60000 40966000 00000821 3E
```

```
S3 15 BFB00010 00001021 00001821 00002021 00002821 77
```

In this example, there are 21 bytes (15 hexadecimal) of data following the byte count. There are 4 bytes of address, 16 bytes of data, and 1 checksum byte. The data is mapped to the VSC8488 memory as follows:

- 3C160080 is written to microcontroller memory address BFB00000.
- 36D60000 is written to microcontroller memory address BFB00004.
- 40966000 is written to microcontroller memory address BFB00008.
- 00000821 is written to microcontroller memory address BFB0000C.
- 00001021 is written to microcontroller memory address BFB00010.

The protocol for writing data to the VSC8488 memory through MDIO and two-wire serial slave commands is the same as writing data to status or configuration registers. A 16-bit address and 16-bit data word is specified in the write instruction. For more information about using the MDIO and two-wire serial slave interfaces, see [“MDIO Interface,”](#) page 113 and [“Two-Wire Serial Slave Interface,”](#) page 120.

The 128 kB of VSC8488 internal memory is configured as 4-byte words \times 32 kB addresses. To completely access the memory, 2^{15} addresses are required. The microcontroller address specified in the firmware file contains 32 bits, whereas the MDIO instruction allows only 16 address bits. The 32-bit microcontroller address must be translated to a 15-bit memory address prior to writing firmware to the VSC8488 device. Map the microcontroller address $0 \times \text{BFB00000}$ to memory address 0×0000 , $0 \times \text{BFB00004}$ to 0×0001 , $0 \times \text{BFB00008}$ to 0×0002 , and so on.

Two MDIO or two-wire serial slave write instructions must be issued to write four data bytes to each RAM address, because only two bytes of data are allowed in each instruction. One address bit in the write instruction specifies which two bytes in the VSC8488 memory are to be accessed. The two most significant RAM bytes are accessed when the byte access bit is 0. The two least significant RAM bytes are accessed when the byte access bit is 1.

The address sent in the MDIO or two-wire serial slave write instructions consists of the translated 15-bit VSC8488 memory address and the memory's byte access bit in the least significant bit position.

Based on the sample firmware, the MDIO or two-wire serial slave instructions are as follows:

- Write the data $0 \times 3C16$ to address $0000000000000000_0'b$, device 29, channel 0.

- Write the data 0x0080 to address 0000000000000001_1'b, device 29, channel 0.
- Write the data 0x36D6 to address 0000000000000001_0'b, device 29, channel 0.
- Write the data 0x0000 to address 0000000000000001_1'b, device 29, channel 0.
- Write the data 0x4096 to address 00000000000010_0'b, device 29, channel 0.

After the firmware has been written to VSC8488 internal memory, write a 0 to 1E×8002.7 in channel 0 to clear the microcontroller software reset and immediately start execution of the adaptive EDC algorithm.

A checksum of the loaded firmware is run after the microcontroller software reset is released. The VSC8488 memory is not reset at powerup by the hardware reset pin, or by any of the software reset options.

Note Unknown initial conditions in the memory will present a problem for the checksum calculation. All unused memory address space must be initialized to 0 for addresses between the microcontroller address BFB00000 to the largest address containing data, as defined in the firmware file. The checksum is calculated only over that address range. Memory addresses larger than those found in the firmware file do not need to be initialized.

The result of the checksum is reported in register 1E×FFE0. If the checksum failed, the firmware must be reloaded.

2.12 Microcontroller Activity Monitoring

The VSC8488 automatically monitors the internal microcontroller for activity through the use of a watchdog feature (register 1E×8004.6) when firmware is loaded from an EEPROM. If the watchdog logic determines that the microcontroller has stopped functioning, the firmware is automatically reloaded from the EEPROM and resumes execution.

When firmware is loaded to the VSC8488 device through the MDIO or two-wire serial slave interfaces, there is no means available to automatically reload the firmware if the microcontroller has stopped functioning. The watchdog feature must be disabled in this mode. You must determine if the microcontroller has ceased to function, and reload the firmware through the MDIO or two-wire serial slave interface.

To determine if the microcontroller is functioning normally, poll channel 0 register address 1E×FFE1. The microcontroller increments the contents of this register by 1 every 100 ms or less. If the contents of the register stop changing, the microcontroller has malfunctioned and the VSC8488 device must be reset and firmware must be reloaded. The counter contents in register 1E×FFE1 does not saturate at 0xFFFF. The value rolls over to 0x0000 when 0xFFFF is incremented.

The VSC8488 software is reset by writing 0xFFFF to channel 0 register address 1E×8002. After device reset, the microcontroller goes into software reset state, allowing the firmware to be reloaded into the VSC8488.

2.13 Interrupt Pending Registers

The VSC8488 device has interrupt pending registers that may drive a hardware interrupt pin routed off the device through GPIO pins. There is a maximum of two interrupt pins per channel. The interrupt pending registers are individually masked to allow the user to select which interrupt events assert the hardware interrupt pins. The majority of the interrupt pending registers are related to WIS alarm states. For GPIO pins configured as inputs, the VSC8488 device can also assert an interrupt pending registers when incoming signals change state. The GPI interrupt pending signals do not contribute to any of the channel specific WIS hardware interrupt pins. The GPI interrupts are intended to be polled by the firmware and let the firmware take appropriate action when the input changes state.

Interrupt pending registers are asserted when an interrupt event occurs. The interrupt pending register is cleared when the register is read. In situations when an interrupt event occurs at the same time the alarm's interrupt pending register is being cleared, the VSC8488 device first clears the interrupt pending register then re-asserts the pending register. The minimum interrupt pending deassertion time is configured in register 30x0023. Any interrupt event that occurs within the minimum time window of the interrupt pending register being cleared will have interrupt pending re-assertion delayed to guarantee the minimum deassertion time. The minimum interrupt pending deassertion time can be programmed from two XREFCK clock periods to over 3 μ S. The actual deassertion time is a function of XREFCK frequency as noted in the register description of 30x0023. Note the minimum deassertion time applies to each individual interrupt pending register. There is no guaranteed minimum deassertion time on the interrupt pin since multiple asynchronous interrupt events contribute to the interrupt pin logic and may occur at any time.

There is no hardware guarantee an interrupt pending register will remain asserted for any amount of time. Reading the interrupt pending register will clear the register immediately, even if the register had just been asserted just one cycle sooner. This theoretically could result in a "glitch" on the interrupt pin that the host can not detect. Nor can the host figure out which interrupt caused the asserted state since the interrupt pending bit is now cleared. This situation is avoided if interrupt processing software never clears an interrupt pending register unless it had been previously set.

All interrupt pending registers share the same minimum interrupt pending register deassertion time programmed in 30x0023 except channel register 1xA200.0. This second LOPC interrupt pending register has a hard-coded minimum deassertion time of 2 XREFCK clock cycles. This LOPC interrupt pending register is available in case the firmware needs to know when the LOPC pin changes state in a more timely manner than a large value of 30x0023. The LOPC interrupt pending register in 1xA200.0 does not contribute to the WIS hardware interrupt pins. The LOPC interrupt pending register in 2xEEO4.11 does contribute to the WIS hardware interrupt pins and does make use of the minimum interrupt pending deassertion time programmed in 30x0023.

The interrupt pending registers are clear-on-read in the VSC8488 device, which is consistent with the VSC8486. With the clear-on-read approach to clearing interrupts, the user has to keep track of the interrupts they have already serviced when multiple interrupt pending registers are asserted in the same register address. The interrupt pending registers in the VSC8488 device are being made clear-on-read so existing VSC8486 customers have minimal software changes when upgrading to the VSC8488 device.

2.14 Multipurpose GPIO Pins

The VSC8488 device has general purpose input/output (GPIO) pins that serve multiple functions. The GPIO pins are bidirectional I/Os, the driver portion of which is an open-drain buffer. The following table lists the functions that each pin supports and the registers used to program the pin functions.

Table 66. GPIO Functions

Pin Name	Pin Configuration Registers	Pin Functions
GPIO[0]	30x0100, 30x0101	Traditional I/O Observed internal signals MOD_ABS_Channel_0 (default) PMTICK ROSI frame pulse 0 Tx Activity LED WIS_INTB
GPIO[1]	30x0102, 30x0103	Traditional I/O (default) Observed internal signals ROSI_CLK_0 Rx Activity LED WIS_INTA
GPIO[2]	30x0104, 30x0105	Traditional I/O Observed internal signals Slave I2C - SDA (default) ROSI_DATA_0 Tx Activity LED WIS_INTB
GPIO[3]	30x0106, 30x0107	Traditional I/O Observed internal signals Slave I2C - SCL (default) TOSI_FRAME_PULSE_0 Rx Activity LED WIS_INTB
GPIO[4]	30x0108, 30x0109	Traditional I/O (default) Observed internal signals SFP+ I2C-SDA channel 0 TOSI_CLK_0 Tx Activity LED WIS_INTB
GPIO[5]	30x010A, 30x010B	Traditional I/O Observed internal signals HW CRC Pass/FAil Indicator (default) SFP+ I2C-SCL channel 0 TOSI_INPUT_0 Rx Activity LED WIS_INTA
GPIO[6]	30x0124, 30x0125	Traditional I/O Observed internal signals UART-Tx (Default) ROSI_FRAME_PULSE_1 Tx Activity LED WIS_INTB

Table 66. GPIO Functions (continued)

Pin Name	Pin Configuration Registers	Pin Functions
GPIO[7]	30x0126, 30x0127	Traditional I/O Observed internal signals UART-Rx (Default) ROSI_CLK_1 Rx Activity LED WIS_INTA
GPIO[8]	30x0128, 30x0129	Traditional I/O (default) Observed internal signals ROSI_DATA_1 Tx Activity LED WIS_INTA
GPIO[9]	30x012A, 30x012B	Traditional I/O Observed internal signals Mod_ABS channel 1 (default) PMTICK TOSI_FRAME_PULSE_1 Rx Activity LED WIS_INTA
GPIO[10]	30x012C, 30x012D	Traditional I/O (default) Observed internal signals SFP+ I2C-SDA channel 1 TOSI_CLK_1 Tx Activity LED WIS_INSTB
GPIO[11]	30x012E, 30x012F	Traditional I/O Observed internal signals HW CRC Done (default) SFP+ I2C-SCL channel 1 TOSI_INPUT_1 Rx Activity LED WIS_INTA

When a GPIO pin is programmed to be a traditional I/O, the pin can be driven high or low, and can serve as an input and an LED driver capable of blinking at various rates. An interrupt pending register can optionally be asserted when the pin is in input mode and the pin changes state. All of these functions can be configured using the pin configuration register settings shown in the preceding table.

The GPIO pin's output driver is automatically enabled when the pin function is set to observe internal signals. The second configuration listed for each pin (for example, 1Ex810, 1Ex8103) selects which internal signal is transmitted from the pin. For more information about the list of signals that can be observed, see "GPIO Pins," page 144.

2.15 PCS Activity Monitor LEDs

The GPIO pins can be configured to output 10G PCS link and data activity status from each channel. When the GPIO pins are configured to report PCS activity status, register bits 1xA100.4:3 and 1xA100.6:5 are used to select the various Rx and Tx reporting modes. The open drain GPIO pins are expected to be connected to LEDs. The LEDs are turned on when the pin sinks current.

The following table lists the states of the Rx PCS activity monitor.

Table 67. Rx PCS Activity Monitor States

Setting	Rx Activity LED Reports	Description
1xA100.4:3 = 00	Link status	The LED is ON when the Rx link is up. The Rx link is up when either the PCS is in the block lock condition and the FEC is disabled in 1x00AB.0 or the FEC has achieved lock when the FEC is enabled.
1xA100.4:3 = 01	Data activity	The PCS monitors the Rx data for the presence of a S characters. The LED is off when the PCS does not receive any S characters. The LED blinks for 0.5 seconds after a S character is received. The LED blinks continuously when S characters are received continuously.
1xA100.4:3 = 10	Link status and data activity	The LED is off when the link is down. The LED is on steady if the link is up, but no S characters are being received. The LED blinks for 0.5 seconds after a S character is received. The LED blinks continuously when S characters are received continuously. The LED is held on steady for 5 seconds after the link comes up, even if S characters are detected sooner.

The following table lists the states of the Tx PCS activity monitor.

Table 68. Tx PCS Activity Monitor States

Setting	Tx Activity LED Reports	Description
1xA100.6:5 = 00	Link status	The LED is ON when the Tx link is up. The Tx link is up when the XAUI lanes are aligned (4x0018.12=1).
1xA100.6:5 = 01	Data activity	The PCS monitors the Tx data for the presence of a S characters. The LED is off when the PCS transmits 10 GbE data containing S characters. The LED blinks for 0.5 seconds after a S character is transmitted. The LED blinks continuously when S characters are transmitted continuously.
1xA100.6:5 = 10	Link status and data activity	The LED is off when the link is down. The LED is on steady if the link is up, but no S characters are being transmitted. The LED blinks for 0.5 seconds after a S character is transmitted. The LED blinks continuously when S characters are transmitted continuously. The LED is held on steady for 5 seconds after the link comes up, even if S characters are transmitted sooner.

2.16 Temperature Monitor

The VSC8488 device features both an analog and a digital temperature monitor. The analog temperature monitor has dedicated primary output pin TMON. The analog temperature monitor is disabled by default. To enable it, write high to register 30x7FD6.14. The analog temperature monitor requires a 3.3V power supply to the pin VDDTLL.

Table 69. Temperature Monitor

Register 30x7FD6.14	Temperature Monitor
0	Enable
1	Disable (default)

The digital temperature monitor is also disabled by default. It can be enabled by writing high to register 1E×FFCF.12. To initiate a measurement, set register 1E×FFCF.11 to high. All other writes to this register are ignored until the measurement is done, indicated by a high in register 1E×FFCF.10. This register will be high, indicating that the measured value presented in register 1E×FFCF.7:0 was updated. The register then goes low after it is read.

To calculate junction temperature, use the equation $t = -1.081 \times n + 233.5 \text{ } ^\circ\text{C}$, where n is the value of register 1E×FFCF.7:0.

There are two temperature alarm bits and an alarm threshold register. The threshold register is read/write. The upper byte of the threshold register contains the high temperature threshold value. The lower byte contains the low threshold value. By default, the high threshold is set to 0×FF, and the low threshold is set to 0×00. The alarms become valid when the TMON_DONE bit is asserted, and remains at that state until the next measurement is performed.

The following tables show the digital temperature monitor configuration registers.

Table 70. Digital Temperature Monitor Control Register

Register Name	Address	Function	State
TMON_ENABLE	1E×FFCF.12	Enable	0: Disabled (default) 1: Enabled
TMON_RUN	1E×FFCF.11	Start	0: No measurement (default) 1: Start measurement
TMON_DONE	1E×FFCF.10	Complete	0: TMON_OUT contains last measured value 1: TMON_OUT updated
TMON_OUT<7:0>	1E×FFCF.7:0	Result	Always contains the last measurement

Table 71. Temperature Alarm Threshold Register

Register Name	Address	Function	State
TMON_TH_HI<7:0>	1E×FECF.15:8	High temperature alarm threshold	Default = 0×FF
TMON_TH_LO<7:0>	1E×FFCF.7:0	Low temperature alarm threshold	Default = 0×00

Table 72. Temperature Alarm Register

Register Name	Address	Function	State
TMON_ALARM_HI	1E×FED7.9	Temperature exceeds high threshold setting	0: Temp ≤ high threshold 1: Temp > high threshold
TMON_ALARM_LO	1E×FED7.8	Temperature below low threshold setting	0: Temp ≥ low threshold 1: Temp < low threshold

2.17 Design Guidelines

This section describes some of the design guidelines to keep in mind when implementing the VSC8488 device.

2.17.1 PCS vs. KR-PCS

Both channels must operate in the same PCS mode. Operating one channel in PCS mode and the other in KR-PCS mode is not an option. The receive and transmit paths for a given channel must also operate in the same PCS mode. This requirement exists to simplify the firmware development.

KR-PCS functionality requires firmware to support the features. Specifically the auto-negotiation of the data rate and the related use of training patterns. All KR related functionality is controlled through register settings (there are no mode pins to turn features on and off).

2.17.2 LAN vs. WAN

There is a single set of refclk pins for the entire device (SREFCK, XREFCK, and WREFCK). As long as the reference clocks are set up correctly, one channel can operate in 10 GbE LAN mode while another channel has STS-192c (WAN) traffic at the PMA interface. The LAN channel operates both the XAUI and PMA off XREFCK, the WAN channel operates the XAUI interface with XREFCK, and the other refclk inputs provide the SONET frequencies for the PMA.

2.17.3 1G vs. 3.125G vs. 10G Operation

The XFI line rates (operating modes) may be different for each channel with certain limitations. Only modes that share the same refclk frequencies may operate simultaneously. Mode pins are not used to select between 1G, 3.125G, and 10G operation.

2.17.4 10G Fibre Channel Operation

If any one channel is operated at the 10G Fibre Channel rate, all channels in the device need to operate at the 10G Fibre Channel rate. Concurrent use of 10G Fibre Channel and LAN or 10G Fibre Channel and WAN in the same device does not work. XREFCK is the reference clock shared by all four XAUI channels. LAN/WAN data channels require the XAUI have a 156 MHz refclk whereas 10G Fibre Channel need the XAUI refclk to be

159 MHz. There is no way to provide 156 MHz to one channel and 159 MHz to a another channel.

2.17.5 XAUI Fail-Over Switching

Data to and from the XFI interface may come from/to another channel's XAUI interface. This feature allows XAUI fail-over switching. Register bits control which XAUI channels are connect to which XFI channels. The cross-channel switching is implemented at the WIS/PMA interface.

The fail-over function is not a switch implementation. It is simply a crosspoint between two channels. The following table lists the cross-connects supported by the VSC8488 device.

Table 73. XAUI Fail-Over Connections

Fail-over enable bit	PMA 0 connects to:	PMA 1 connects to:
0	WIS/PCS/XAUI data path 0	WIS/PCS/XAUI data path 1
1	WIS/PCS/XAUI data path 1	WIS/PCS/XAUI data path 0

Contact your Vitesse sales representative for the availability of fail-over switching for the VSC8488 device.

Broadcasting Rx XFI data from one of the channels to two or more XAUI channels is not supported. Similarly, broadcasting the data of one XAUI channel to two or more XFI channels is not supported. Changing the state of the fail-over enable register bit is not a hitless operation to the system.

Only the parallel data and associated clocks are cross-connected between the PMA and the XAUI channel when the fail-over switching is enabled. All of the configuration and status signals connected to the PMAs are not cross-connected between channels to prevent routing congestion. When the fail-over switch between channels 0 and 1 is enabled, one continues to write to channel 0 registers to change configuration settings in channel 0's XAUI, XGXS, PCS, and WIS blocks. Channel 1 registers must be written in order to adjust the configuration settings for the PMA connected to XAUI channel 0. Status signals from the PMA channels back to the core have the same issue as the configuration signals.

2.17.6 EDC

The default or static state for EDC configuration registers could be used to operate the VSC8488 device without firmware if the adaptive EDC algorithm is not needed.

2.17.7 Low-Power Mode

The VSC8488 device supports power down of the data path on a per channel basis. This includes shutting off current in the CML logic of analog block to maximize power savings. The appropriate NREF generator grounds the NREF bus to the CML gates. However, there is limited amount of logic that can be shut down in the Rx EDC block.

There are register bits to enable the power down mode in the PMA and XAUI blocks. The data path clocks driving the core can be shut off through power down mode. The core data path clocks are gated with a clock-gating macro to prevent glitches on the clock net when the channel is brought out of the power-down state.

The XAUI refclk (XREFCK) is never powered down. The XAUI refclk is the clock for the internal microprocessor and entire register map. The register map clock is required to write the registers that bring the VSC8488 device out of the power-down modes. All register may be accessed when the VSC8488 device is in power-down mode.

2.17.8 Default Operation

The default operation is LAN mode for all channels with all VCOs being driven by the XREFCK (XAUI) refclk pin at 156.25 MHz. Register bit settings need to be changed through the MDIO or microprocessor write instructions to switch to a different operating mode.


2.17.9 Sync-E in LAN Mode

In one implementation, a free-running clock for the XREFCK is used for the core logic, XAUI block, and CRU to recover the clock from the 10G input data. The recovered clock is fed back to an external PLL so that the PLL locks to this recovered clock and provides a "Sync-E" master clock for the Tx paths for all PHYs. This Sync-E clock is fed to the VSC8488 device CMU through SREFCK.

The advantage of this approach is that the clock for the Tx path (CMU) and Rx path (CRU) is separated. Moreover, the free-running clock to the XAUI and block eliminates having the local reference clock extract the recovered clock while requiring the recovered clock to be the local reference clock.

The following illustration shows the diagram using a free-running clock.

Figure 43. Sync-E LAN Mode with Free-Running Clock




Another way to implement Sync-E is to use a “hitless” clock driver. An external PLL provides a “clock” to the XREFCK “as a free running” clock at the beginning. In this mode the XREFCK is used for core logic, XAUI block, CRU to recover the clock from the 10G input data, and the CMU to generate the 10G output data. When there is a recovered clock present, the PLL can switch its output from the original free running clock to a clock locked to the recovered clock. This switching is performed slowly within 100 ppm and the edge of the clock is moved gradually. As a result, the clock seen by the VSC8488 device is like a “free-running clock with some jitter within specifications” during the transition from one clock to another. This is called hitless switching.

Clock devices such as ZL30160 from Zarlink or SI5326 from Silab can provide this hitless feature. Because the switch of the clock is hitless, the VSC8488 device runs everything based on the XREFCK, and no SREFCK input is required.

The following illustration shows the diagram using a hitless clock.


Figure 44. Sync-E LAN Mode with Hitless Clock



2.17.10 Sync-E in WAN Mode

In Sync-E WAN mode, the concept is the same except that an extra WREFCK is required. The XREFCK is always needed for the core logic and XAUI block. The WREFCK is used for the CRU to recover the clock from the 10G input data. The recovered clock is fed back to an external PLL so that the PLL locks to this recovered clock and provides a "Sync-E" master clock for the Tx paths for all PHYs. This Sync-E clock is fed to the VSC8488 device CMU through SREFCK.

Figure 45. Sync-E WAN Mode



In an alternative option, the role of XREFCK is the same for the core logic and XAUI block. The WREFCK is used for both the CRU and the CMU. Instead of using SREFCK for the CMU, the Sync-E master clock is fed back to WREFCK instead of XREFCK as in the Sync-E LAN mode. Again, the Sync-E master clock is supposed to be hitless as described in the previous section.

3 Registers

This section provides information about the register tables and descriptions for the VSC8488 device. The registers marked reserved and factory test should not be read or written to, because doing so may produce undesired effects.

The default value documented for registers is based on the value at reset; however, in some cases, that value may change immediately after reset.

The access type for each register is shown using the following abbreviations:

- RO: Read Only
- ROCR: Read Only, Clear on Read
- RO/LH: Read Only, Latch High
- RO/LL: Read Only, Latch Low
- RW: Read and Write
- RWSC: Read Write Self Clearing

3.1 Global Registers

This section provides information about the Global registers.

Table 74. Device ID (30x0000)

Bit	Name	Description	Access	Default
15:0	Device ID	0x8488. Will be set by 16-bit input to the core from analog metal programmable cells	RO	0x8488

Table 75. Device Revision (30x0001)

Bit	Name	Description	Access	Default
15:4	Reserved		RW	0
3:0	Device Revision	Will be set by 4-bit input to the core from analog metal programmable cells	RO	0001

Table 76. Block Level Software Reset (30x0002)

Bit	Name	Description	Access	Default
15	Reserved		RW SC	0
14	Reserved		RW SC	0
13	Software reset EDC 1	Resets register map flip-flops in EDC 1 block. 0: Normal Operation 1: Reset	RW SC	0

Table 76. Block Level Software Reset (30x0002) (continued)

Bit	Name	Description	Access	Default
12	Software reset EDC 0	Resets register map flip-flops in EDC 0 block. 0: Normal Operation 1: Reset	RW SC	0
11	Reserved		RW SC	0
10	Reserved		RW SC	0
9	Software reset channel 1	Resets the datapath and register map flip-flops of channel 1 0: Normal Operation 1: Reset	RW SC	0
8	Software reset channel 0	Resets the datapath and register map flip-flops of channel 0 0: Normal Operation 1: Reset	RW SC	0
7	Software Reset Microprocessor	0: Normal Operation 1: Reset flash_fw_loadmode is determined by the MODE1 and Mode0 pins	RW	0 if flash_fw_loadmode = 1 1 if flash_fw_loadmode = 0
6	Software Reset BIU	0: Normal Operation 1: Reset	RW SC	0
5	Software Reset TWS Slave	0: Normal Operation 1: Reset	RW SC	0
4	Software Reset TWS Master	0: Normal Operation 1: Reset	RW SC	0
3	Software Reset MDIO	0: Normal Operation 1: Reset	RW SC	0
2	Software Reset UART	0: Normal Operation 1: Reset	RW SC	0
1	Global reg reset	0: Normal Operation 1: Reset resets all global registers to default values.	RW SC	0
0	Software Reset Chip	0: Normal Operation 1: Reset resets every flip-flop in the chip EXCEPT the global register block.	RW SC	0

Table 77. Fail-over Crosspoint Control (30x0003)

Bit	Name	Description	Access	Default
15:2	Reserved		RW	0
1	Reserved		RW	0
0		Enables failover crosspoint between data paths 0 and 1. 0: failover disabled. 1: failover enabled. PMA1 is connected WIS/PCS/XAUI datapath0 and PMA0 is connected WIS/PCS/XAUI datapath1.	RW	0

Note: Registers 30x0004 through 30x0032 are reserved for factory testing only.

Table 78. PMA Global Spare Control 0 (30x7F00)

Bit	Name	Description	Access	Default
15:0	PMA Glob Spare Control0		RW	0

Table 79. PMA Global Spare Control 1 (30x7F01)

Bit	Name	Description	Access	Default
15:0	PMA Glob Spare Control1		RW	0

Table 80. PMA Global Spare Status 0 (30x7F02)

Bit	Name	Description	Access	Default
15:0	PMA Glob Spare Status		RO	0

Table 81. PMA Global Refclk Select (30x7F10)

Bit	Name	Description	Access	Default
15:11	Reserved		RO	0
10	WREFCK Rate Select ⁽¹⁾	Selects rate of incoming WREFCK as either ~155.52 MHz (/64 rate) or ~622.08 MHz (/16 rate) 0: ~155.52 MHz (/64 rate) 1: ~622.08 MHz (/16 rate)	RW	0
9	SREFCK Rate Select ⁽¹⁾	Selects rate of incoming SREFCK as either ~155.52/156.25 MHz (/64 rate) or ~622.08/625 MHz (/16 rate) 0: ~155.52/156.25 MHz (/64 rate) 1: ~622.08/625MHz (/16 rate)	RW	0
8:6	TX CMU Refclk Select 0	Selects TX CMU reference clock source 0 (selectable by channel's device 1 address 8017 bits 3:1 = '00x') 00x: XREFCK from PAD 010: WREFCK from PAD 011: SREFCK from PAD 10x: XREFCK from CMU clkgen 110: WREFCK from CMU clkgen 111: SREFCK from CMU clkgen	RW	000
5:4	TX CMU Refclk Select 1	Selects TX CMU reference clock source 1 (selectable by channel's device 1 address 8017 bits 3:1 = '01x') 0x: XREFCK from PAD 10: WREFCK from PAD 11: SREFCK from PAD	RW	00

Table 81. PMA Global Refclk Select (30x7F10) (continued)

Bit	Name	Description	Access	Default
3:2	RX Refclk Select 1	Selects RX CRU reference clock source 1 (selectable by channel's device 1 address 8019 bit 5 = '1') 00: XREFCK from PAD 01: WREFCK/4 from PAD 10: WREFCK from PAD 11: SREFCK from PAD	RW	00
1:0	RX Refclk Select 0	Selects RX CRU reference clock source 0 (selectable by channel's device 1 address 8019 bit 5 = '0') 00: XREFCK from PAD 01: WREFCK/4 from PAD 10: WREFCK from PAD 11: SREFCK from PAD	RW	00

1. For more information about selecting the appropriate clock rate based on the recommended clock operating mode, see [Table 25](#), page 45.

Table 82. PMA Global Refclk CMU Control (30x7F11)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	REFCLK CMU Loss of Lock Error	0: REFCLK CMU Lock Error 1: REFCLK CMU Lock	RO/LL	1
6	REFCLK CMU Loss of Lock Error	0: REFCLK CMU Lock Error 1: REFCLK CMU Lock	RO	1
4	Global CMU Refclk divide ratio	Selects /64 or /66 divide ratio for global CMU 0: div-by-64 1: div-by-66	RW	0
3	Global CMU Loop Bandwidth Control	0: 7 MHz 1: 14 MHz	RW	0
2:1	Global CMU Loop Bandwidth Override Control	TBD	RW	01
0	Global CMU Loop Bandwidth Override Select	0: Enable Override 1: Disable Override	RW	0

Table 83. Factory Test Register (30x7FD4)

Bit	Name	Description	Access	Default
15:4	Reserved	Factory test only. Do not modify this bit group.	RO	0
3:0	Reserved	Factory test only. Do not modify this bit group.	RW	1000

Table 84. Temperature Monitor Threshold Settings (30x7FD5)

Bit	Name	Description	Access	Default
15:8	High Temp Threshold Setting	Determines trigger for high temp alarm	RW	0xFF
7:0	Low Temp Threshold Setting	Determines trigger for low temp alarm	RW	0

Table 85. Temperature Monitor Regs (30x7FD6)

Bit	Name	Description	Access	Default
15	Reserved	Reserved (Ignore when read)	RO	0
14	Disable Analog Temp Monitor	0: Analog Temperature Monitor Enable 1: Analog Temperature Monitor Disable	RW	1
13	Reserved	Reserved (Ignore when read)	RO	0
12	Enable Digital Temp Monitor	Enables the temperature monitor block 0: disable block 1: enable block goes to reference voltages and comparators	RW	0
11	Temp Monitor Run	0: Normal Operation 1: Initiates the temperature sampling process	RW SC	0
10	Temp Monitor Done Status	0: Temp sampling in progress. 1: Temperature Smampling Complete	RO/LH	0
9	High Temp Alarm	0: Temp is at or below high threshold setting 1: Temp is above high threshold setting	RO	0
8	Low Temp Alarm	0: Temp is at or above low threshold setting 1: Temp is below low threshold setting	RO	0
7:0	Temp Monitor Reading	This is the digital reading of the temperature monitor. Value is not valid unless '=Temp Monitor Done'= status=1.	RO	0

Table 86. Factory Test Only

Bit	Name	Description	Access	Default
15:0	Reserved		RW	0

Note: Registers 30x7FD8 through 30x7FDB are reserved as "Spare Status" only.

Registers from 30x7FDC through 30x7FFE are reserved for factory testing only.

Table 87. CRC Control/ Status (30x7FFF)

Bit	Name	Description	Access	Default
15:9	Reserved		RW	0

Table 87. CRC Control/ Status (30x7FFF) (continued)

Bit	Name	Description	Access	Default
8	Initialize CRC	0: Normal Chip Operation 1: Write a 1 to initiate the CRC.	RW SC	0
7:2	Reserved		RW	0
1	CRC Result	0: CRC has failed 1: CRC has passed. Pass bit not valid unless the CRC_done (bit 0) is asserted.	RO	0
0	CRC Operation	0: CRC is running 1: CRC has finished	RO	1

3.2 GPIO Pins

The following tables list the details for the GPIO pins.

Table 88. GPIO 0 Config/ Status (30x0100)

Bit	Name	Description	Access	Default
15	Traditional GPIO 0 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio0_pfunc_sel=000 0: Output mode 1: Input mode	RW	1
14:13	Traditional GPIO 0 Pin Function Selection	Applies only when bit 2:0, gpio0_pfunc_sel=000 When bit 15, gpio0_trad_tri=0 (output mode): 00=bit 12, gpio0_trad_datareg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio0_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 0 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio0_pfunc_sel=000 and gpio0_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO0 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0

Table 88. GPIO 0 Config/ Status (30x0100) (continued)

Bit	Name	Description	Access	Default
10	General Purpose Input Status	Indicates the present value of the GPIO0 pin 0: Present Value of GPIO0 pin is 0 1: Present Value of GPIO0 pin is 1	RO	0
9	PMTICK Enable 1	0: Pin is not used as a PMTICK input. 1: Enable use of this pin as a PMTICK input. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0
8	Module Status Input Enable - channel 0	0: interrupt generation logic for channel 0's module status is disabled. 1: Enable use of this pin to drive interrupt generation logic for channel 0's module status. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0
7:5	GPIO0 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio0_pinfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO0 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio0_pinfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO0 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100-111=Reserved for future use.	RW	000

Table 89. GPIO 0 Config2 (30x0101)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 89. GPIO 0 Config2 (30x0101) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO0 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio0_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch0_rosi_frame_pulse_output 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 90. GPIO 1 Config/ Status (30x0102)

Bit	Name	Description	Access	Default
15	Traditional GPIO 1 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0 gpio1_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 90. GPIO 1 Config/ Status (30x0102) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 1 Pin Function Selection	Applies only when bit 2:0, gpio1_pinfunc_sel=000 When bit 15, gpio1_trad_tri=0 (output mode): 00=bit 12, gpio1_trad_datareg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio1_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 1 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio1_pinfunc_sel=000 and gpio1_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO1 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO1 pin 0: Present Value of GPIO1 pin is 0 1: Present Value of GPIO1 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO1 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio1_pinfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO1 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio1_pinfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 90. GPIO 1 Config/ Status (30x0102) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO1 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100-111=Reserved for future use.	RW	000

Table 91. GPIO 1 Config2 (30x0103)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0
6:0	GPIO1 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio1_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch0_rosl_sclk 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 92. GPIO 2 Config/ Status (30x0104)

Bit	Name	Description	Access	Default
15	Traditional GPIO 2 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio2_pfunc_sel=000 0: Output mode 1: Input mode	RW	1
14:13	Traditional GPIO 2 Pin Function Selection	Applies only when bit 2:0, gpio2_pfunc_sel=000 When bit 15, gpio2_trad_tri=0 (output mode): 00= bit 12, gpio2_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio2_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 2 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio2_pfunc_sel=000 and gpio2_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO2 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO2 pin 0: Present Value of GPIO2 pin is 0 1: Present Value of GPIO2 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO2 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio2_pfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000

Table 92. GPIO 2 Config/ Status (30x0104) (continued)

Bit	Name	Description	Access	Default
4:3	GPIO2 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio2_pinfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO2 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SDA for STW(slave) 101-111=Reserved for future use.	RW	100

Table 93. GPIO 2 Config2 (30x0105)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 93. GPIO 2 Config2 (30x0105) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO2 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio2_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch0_rosi_sclk 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 94. GPIO 3 Config/ Status (30x0106)

Bit	Name	Description	Access	Default
15	Traditional GPIO 3 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0. gpio3_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 94. GPIO 3 Config/ Status (30x0106) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 3 Pin Function Selection	Applies only when bit 2:0, gpio3_pinfunc_sel=000 When bit 15, gpio3_trad_tri=0 (output mode): 00=bit12, gpio3_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio3_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 3 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio3_pinfunc_sel=000 and gpio3_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO3 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO3 pin 0: Present Value of GPIO3 pin is 0 1: Present Value of GPIO3 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO3 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio3_pinfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO3 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio3_pinfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 94. GPIO 3 Config/ Status (30x0106) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO3 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SCL for STW(slave) 101-111=Reserved for future use.	RW	100

Table 95. GPIO 3 Config2 (30x0107)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0
6:0	GPIO3 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio3_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch0_tosi_frame_pulse_output 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 96. GPIO 4 Config/ Status (30x0108)

Bit	Name	Description	Access	Default
15	Traditional GPIO 4 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio4_pfunc_sel=000 0: Output mode 1: Input mode	RW	1
14:13	Traditional GPIO 4 Pin Function Selection	Applies only when bit 2:0, gpio4_pfunc_sel=000 When bit 15, gpio4_trad_tri=0 (output mode): 00=bit 12, gpio4_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio4_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 4 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio4_pfunc_sel=000 and gpio4_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO4 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO4 pin 0: Present Value of GPIO4 pin is 0 1: Present Value of GPIO4 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO4 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio4_pfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000

Table 96. GPIO 4 Config/ Status (30x0108) (continued)

Bit	Name	Description	Access	Default
4:3	GPIO4 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio4_pinfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO4 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SDA for STW(master) bus#0 101-111=Reserved for future use.	RW	000

Table 97. GPIO 4 Config2 (30x0109)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 97. GPIO 4 Config2 (30x0109) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO4 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio4_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch0_tosi_sclk 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 98. GPIO 5 Config/ Status (30x010A)

Bit	Name	Description	Access	Default
15	Traditional GPIO 5 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio5_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 98. GPIO 5 Config/ Status (30x010A) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 5 Pin Function Selection	Applies only when bit 2:0, gpio5_pfunc_sel=000 When bit 15, gpio5_trad_tri=0 (output mode): 00=bit 12, gpio5_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio5_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin.,11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 5 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio5_pfunc_sel=000 and gpio5_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO5 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO5 pin 0: Present Value of GPIO5 pin is 0 1: Present Value of GPIO5 pin is 1	RO	0
9	Reserved		RW	0
8	Channel 0 TOSI Data Input Enable	0: Channel 0's TOSI is disabled. 1: Enable use of this pin as channel 0's TOSI Data Input. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0
7:5	GPIO5 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio5_pfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000

Table 98. GPIO 5 Config/ Status (30x010A) (continued)

Bit	Name	Description	Access	Default
4:3	GPIO5 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio5_pinfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO5 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SCL for STW(master) bus#0 101=hardware CRC Pass/Fail result - useful when firmware is loaded through the MDIO interface 110-111=Reserved for future use	RW	101

Table 99. GPIO 5 Config2 (30x010B)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 99. GPIO 5 Config2 (30x010B) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO5 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio5_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B: to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: Reserved 0x4F to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 100. GPIO 6 Config/ Status (30x0124)

Bit	Name	Description	Access	Default
15	Traditional GPIO 6 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio6_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 100. GPIO 6 Config/ Status (30x0124) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 6 Pin Function Selection	Applies only when bit 2:0, gpio6_pfunc_sel=000 When bit 15, gpio6_trad_tri=0 (output mode): 00=bit 12, gpio6_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio6_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 6 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio6_pfunc_sel=000 and gpio6_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO6 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO6 pin 0: Present Value of GPIO6 pin is 0 1: Present Value of GPIO6 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO6 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio6_pfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO6 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio6_pfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 100. GPIO 6 Config/ Status (30x0124) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO6 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=UART TX 101-111=Reserved for future use.	RW	100

Table 101. GPIO 6 Config2 (30x0125)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 101. GPIO 6 Config2 (30x0125) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO6 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio6_pinfunc_sel=011 0x7F to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch1_rosi_frm_pulse 0x4F: Reserved 0x4E: Reserved 0x4D: Reserved 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 102. GPIO 7 Config/ Status (30x0126)

Bit	Name	Description	Access	Default
15	Traditional GPIO 7 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when gpio7_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 102. GPIO 7 Config/ Status (30x0126) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 7 Pin Function Selection	Applies only when bit 2:0, gpio7_pfunc_sel=000 When bit 15, gpio7_trad_tri=0 (output mode): 00=bit 12, gpio7_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio7_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 7 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio7_pfunc_sel=000 and gpio7_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO19 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO19 pin 0: Present Value of GPIO7 pin is 0 1: Present Value of GPIO7 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO7 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio7_pfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO7 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio7_pfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 102. GPIO 7 Config/ Status (30x0126) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO7 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=UART RX 101-111=Reserved for future use.	RW	100

Table 103. GPIO 7 Config2 (30x0127)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 103. GPIO 7 Config2 (30x0127) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO7 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio7_pfunc_sel=011 0x7F to 0x6C: Reserved 0x6B to 0x64: Reserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch1_rosi_sclk_1 0x4F: Reserved 0x4E: Reserved 0x4D: Reserved 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 104. GPIO 8 Config/ Status (30x0128)

Bit	Name	Description	Access	Default
15	Traditional GPIO 8 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio8_pfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 104. GPIO 8 Config/ Status (30x0128) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 8 Pin Function Selection	Applies only when bit 2:0, gpio8_pinfunc_sel=000 When bit 15, gpio8_trad_tri=0 (output mode): 00=bit 12, gpio8_trad_datareg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio8_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 8 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio8_pinfunc_sel=000 and gpio20_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO8 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO8 pin 0: Present Value of GPIO8 pin is 0 1: Present Value of GPIO8 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO8 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio8_pinfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO8 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio8_pinfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 104. GPIO 8 Config/ Status (30x0128) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO8 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100-111=Reserved for future use.	RW	000

Table 105. GPIO 8 Config2 (30x0129)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 105. GPIO 8 Config2 (30x0129) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO8 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio8_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B to 0x64: ch2_hw_losnReserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch1_rosi_sdat 0x4F: Reserved 0x4E: Reserved 0x4D: Reserved 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 106. GPIO 9 Config/ Status (30x012A)

Bit	Name	Description	Access	Default
15	Traditional GPIO 9 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio9_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 106. GPIO 9 Config/ Status (30x012A) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 9 Pin Function Selection	Applies only when bit 2:0, gpio9_pinfunc_sel=000 When bit 15, gpio9_trad_tri=0 (output mode): 00=bit 12, gpio9_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio9_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 9 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio9_pinfunc_sel=000 and gpio9_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO9 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO9 pin 0: Present Value of GPIO9 pin is 0 1: Present Value of GPIO9 pin is 1	RO	0
9	PMTICK Enable 2	0: Pin is not used as a PMTICK input. 1: Enable use of this pin as a PMTICK input. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0
8	Module Status Input Enable - channel 1	0: interrupt generation logic for channel 1's module status is disabled. 1: Enable use of this pin to drive interrupt generation logic for channel 1's module status. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0

Table 106. GPIO 9 Config/ Status (30x012A) (continued)

Bit	Name	Description	Access	Default
7:5	GPIO9 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio9_pinfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO9 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio9_pinfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO9 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100-111=Reserved for future use.	RW	000

Table 107. GPIO 9 Config2 (30x012B)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 107. GPIO 9 Config2 (30x012B) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO9 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio9_pinfunc_sel=011 0x7F to 0x6C: Reserved 0x6B to 0x64: ch2_hw_losnReserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch1_tosi_sclk 0x4F: Reserved 0x4E: Reserved 0x4D: Reserved 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 108. GPIO 10 Config/ Status (30x012C)

Bit	Name	Description	Access	Default
15	Traditional GPIO 10 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio10_pinfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 108. GPIO 10 Config/ Status (30x012C) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 10 Pin Function Selection	Applies only when bit 2:0, gpio10_pinfunc_sel=000 When bit 15, gpio10_trad_tri=0 (output mode): 00=bit 12, gpio10_trad_datareg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio10_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 10 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio10_pinfunc_sel=000 and gpio10_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO10 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO10 pin 0: Present Value of GPIO10 pin is 0 1: Present Value of GPIO10 pin is 1	RO	0
9:8	Reserved		RW	0
7:5	GPIO10 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio10_pinfunc_sel=010 000=WIS interrupt B from channel 0 001=WIS interrupt B from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt B from both channels 101=Logical OR of WIS interrupt B from both channels 110=Reserved 111=Reserved	RW	000
4:3	GPIO10 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio10_pinfunc_sel=001 00=TX Link Activity from channel 0 01=TX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00

Table 108. GPIO 10 Config/ Status (30x012C) (continued)

Bit	Name	Description	Access	Default
2:0	GPIO10 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SDA for STW(master) bus #1 101-111=Reserved for future use.	RW	000

Table 109. GPIO 10 Config2 (30x012D)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 109. GPIO 10 Config2 (30x012D) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO10 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio10_pfunc_sel=011 0x7F to 0x6C: Reserved 0x6B to 0x64: ch2_hw_losnReserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52: Reserved 0x51: Reserved 0x50: ch1_tosi_sclk 0x4F: Reserved 0x4E: Reserved 0x4D: Reserved 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

Table 110. GPIO 11 Config/ Status (30x012E)

Bit	Name	Description	Access	Default
15	Traditional GPIO 11 Output Tri-state Control	Controls whether the pin is in input or output mode. Applies only when bit 2:0, gpio11_pfunc_sel=000 0: Output mode 1: Input mode	RW	1

Table 110. GPIO 11 Config/ Status (30x012E) (continued)

Bit	Name	Description	Access	Default
14:13	Traditional GPIO 11 Pin Function Selection	Applies only when bit 2:0, gpio11_pfunc_sel=000 When bit 15, gpio11_trad_tri=0 (output mode): 00=bit 12, gpio11_trad_datereg is driven out the pin. 01=drive repeating LOW/Hi-Z pattern at 1Hz. 01=drive repeating LOW/Hi-Z pattern at 2Hz. 01=drive repeating LOW/Hi-Z pattern at 5Hz. When gpio11_trad_tri=1 (input mode): 00=no interrupt is generated. 01=interrupt generated on the rising edge of pin. 10=interrupt generated on the falling edge of pin. 11=interrupt generated on the both rising and falling edge of pin.	RW	00
12	Traditional GPIO 11 Output data	Logic value transmitted from pin when pin is configured as a traditional general purpose output (gpio11_pfunc_sel=000 and gpio11_trad_tri=0) 0: Output data = 0 1: Output data = 1	RW	0
11	General Purpose Input Interrupt Pending	GPIO11 must be configured as a general purpose input and have interrupt generation enabled. 0: no interrupt event since the last time the register was read 1: an interrupt event has occurred clear on read	RO	0
10	General Purpose Input Status	Indicates the present value of the GPIO11 pin 0: Present Value of GPIO11 pin is 0 1: Present Value of GPIO11 pin is 1	RO	0
9	Reserved		RW	0
8	Channel 1 TOSI Data Input Enable	0: Channel 1's TOSI is disabled. 1: Enable use of this pin as channel 1's TOSI Data Input. Pin must be configured as a general purpose input for these bit to serve a purpose.	RW	0
7:5	GPIO11 WIS Interrupt Selection	Determines the WIS interrupt status transmitted from the pin when gpio11_pfunc_sel=010 000=WIS interrupt A from channel 0 001=WIS interrupt A from channel 1 010=Reserved 011=Reserved 100=Logical AND of WIS interrupt A from both channels 101=Logical OR of WIS interrupt A from both channels 110=Reserved 111=Reserved	RW	000

Table 110. GPIO 11 Config/ Status (30x012E) (continued)

Bit	Name	Description	Access	Default
4:3	GPIO11 Link Activity Selection	Determines which channel's link activity is transmitted from the pin when gpio11_pfunc_sel=001 00=RX Link Activity from channel 0 01=RX Link Activity from channel 1 10=Reserved 11=Reserved	RW	00
2:0	GPIO11 Pin Function Selection	Selects the GPIO pin's functionality. 000=Traditional GPIO behavior 001=PCS Activity LED output 010=WIS Interrupt Output 011=Transmit internal signals 100=SCL for STW(master) bus #1 101=hardware CRC DONE result - useful when firmware is loaded through MDIO interface 110-111=Reserved for future use.	RW	101

Table 111. GPIO 11 Config2 (30x012F)

Bit	Name	Description	Access	Default
15:7	Reserved		RW	0

Table 111. GPIO 11 Config2 (30x012F) (continued)

Bit	Name	Description	Access	Default
6:0	GPIO11 Internal Node Selection	Determines which channel's link activity is transmitted from the pin when gpio11_pfunc_sel=011 0x7F to 0x6C: Reserved 0x6B to 0x64: ch2_hw_losnReserved 0x63: ch1_sw_los 0x62: ch1_sw_losn 0x61: ch1_hw_los 0x60: ch1_hw_losn 0x5F to 0x58: Reserved 0x57: ch0_sw_los 0x56: ch0_sw_losn 0x55: ch0_hw_los 0x54: ch0_hw_losn 0x53: ref_cmu_loln 0x52 to 0x4C: Reserved 0x4B: ch1_txen_inverted 0x4A: ch1_txen 0x49: ch0_txen_inverted 0x48: ch0_txen 0x47: Reserved 0x46: Reserved 0x45: ch1_rxalarm 0x44: ch0_rxalarm 0x43: Reserved 0x42: Reserved 0x41: ch1_txalarm 0x40: ch0_txalarm 0x3F: Reserved 0x3E: Reserved 0x3D: ch1_lopc 0x3C: ch0_lopc 0x3B to 0x08: Reserved 0x07: ch1_pma_rxlol 0x06: ch1_pma_rxloln 0x05: ch0_pma_rxlol 0x04: ch0_pma_rxloln 0x03 to 0x00: Reserved	RW	0

3.3 Channel Registers

This section provides information about the Channel registers.

Table 112. PMA_CTRL1: PMA Control 1 (1x0000)

Bit	Name	Description	Access	Default
15	SOFT_RST	Reset all MMDs. 0: Normal operation. 1: Resets the entire channel.	RW SC	0
14	Reserved	Reserved (ignore when read)	RO	0

Table 112. PMA_CTRL1: PMA Control 1 (1x0000) (continued)

Bit	Name	Description	Access	Default
13	SPEED_SEL_A	Indicates whether the device operates at 10 Gbps and above 0: Unspecified 1: Operation at 10 Gbps and above	RO	1
12	Reserved	Reserved (ignore when read)	RO	0
11	LOW_PWR_PMA	0: Normal Operation. The internal TXEN signal will not be set to 0 due to the Low Power register bit. 1: Low Power Mode. Power dissipated in the core datapath, XAUI interface and PMA interface is reduced. The appropriate PMA connected to this channel is powered down when this bit is set. The PMA connected to this channel is a function of the datapath failover crosspoint control in global registers 30x0003.1 and 30x003.0. The internal TXEN signal will be 0. The TXEN signal can be routed out a GPIO pin to shut off the optics module's TX driver if that is desirable. TXEN-inverted can also be transmitted from a GPIO pin.	RW	0
10:7	Reserved	Reserved (ignore when read)	RO	0
6	SPEED_SEL_B	Indicates whether the device operates at 10 Gbps and above 0: Unspecified 1: Operation at 10 Gbps and above	RO	1
5:2	SPEED_SEL_C	Speed selection 1xxx: Reserved x1xx: Reserved xx1x: Reserved 0001: Reserved 0000: 10 Gbps	RO	0
1	Reserved	Reserved (ignore when read)	RO	0
0	LPBK_J_PMA	PMA/WIS system loopback J 0: Disable 1: Enable SFI output transmits all zeros by default.	RW	0

Table 113. PMA_STAT1: PMA Status 1 (1x0001)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (ignore when read)	RO	0
7	FAULT	Indicates a fault condition on either the transmit or receive paths. 0: Fault condition not detected. (PMA receive local fault (1x0008.10) = 0) AND (PMA transmit local fault (1x0008.11) = 0) 1: Fault condition detected. (PMA receive local fault (1x0008.10) = 1) OR (PMA transmit local fault (1x0008.11) = 1)	RO	0
6:3	Reserved	Reserved (ignore when read)	RO	0

Table 113. PMA_STAT1: PMA Status 1 (1x0001) (continued)

Bit	Name	Description	Access	Default
2	Receive link status	0: PMA/PMD receive link down. Pma_rxloIn=0 AND suppress_rxlol=0 1: PMA/PMD receive link up. Pma_loIn=1 OR suppress_rxlol=1	RO/LL	1
1	Low power ability	0: PMA/PMD does not support low power mode 1: PMA/PMD supports low power mode	RO	1
0	Reserved	Reserved (ignore when read)	RO	0

Table 114. PMA Device Identifier 1 (1x0002)

Bit	Name	Description	Access	Default
15:0	Dev_ID_MSW	Upper 16 bits of a 32-bit unique PMA device identifier. Bits 3-18 of the device manufacturer's OUI.	RO	0x0007

Table 115. PMA Device Identifier 2 (1x0003)

Bit	Name	Description	Access	Default
15:0	Dev_ID_LSW	Lower 16 bits of a 32-bit unique PMA device identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number.	RO	0x0400

Table 116. PMA/PMD speed ability register bit definitions (1x0004)

Bit	Name	Description	Access	Default
15:1	Reserved for Future speeds	Value always 0, writes ignored.	RO	0
0	10G capable	0: PMA/PMD is not capable of operating at 10 Gbps 1: PMA/PMD is capable of operating at 10 Gbps	RO	1

Table 117. PMA/PMD devices in package (1x0005)

Bit	Name	Description	Access	Default
15:6	Reserved	Ignore when read.	RO	0
5	DTE XS present	0: DTE XS not present in package 1: DTE XS present in package	RO	0
4	PHY XS present	0: PHY XS not present in package 1: PHY XS present in package	RO	1
3	PCS present	0: PCS not present in package 1: PCS present in package	RO	1

Table 117. PMA/PMD devices in package (1x0005) (continued)

Bit	Name	Description	Access	Default
2	WIS present	0: WIS not present in package 1: WIS present in package	RO	1
1	PMD/PMA present	0: PMD/PMA not present in package 1: PMD/PMA present in package	RO	1
0	Clause 22 registers present	0: Clause 22 not registers present in package 1: Clause 22 registers present in package	RO	0

Table 118. PMA/PMD devices in package (1x0006)

Bit	Name	Description	Access	Default
15	Vendor specific device 2 present	0: Vendor specific device 2 not present in package 1: Vendor specific device 2 present in package	RO	0
14	Vendor specific device 1 present	0: Vendor specific device 1 not present in package 1: Vendor specific device 1 present in package	RO	0
13:0	Reserved	Ignore when read.	RO	0

Table 119. PMA/PMD Control 2 Register (1x0007)

Bit	Name	Access	Description	
				RO
15:3	Reserved			RW
2:0	Vendor specific device 2 present		Indicates the PMA type selected 111: 10GBASE-SR 110: 10GBASE-LR 101: 10GBASE-ER 100: 10GBASE-LX-4 011: 10GBASE-SW 010: 10GBASE-LW 001: 10GBASE-EW 000 Reserved WAN mode is enabled when 10GBASE-SW, 10GBASE-LW or 10GBASE-EW is selected.	111

Table 120. PMA/PMD Status 2 Register (1x0008)

Bit	Name	Description	Access	Default
15:14	Device present	Reflects the presence of a MMD responding at this address. 00: No device responding at this address. 01: No device responding at this address. 10: Device responding at this address. 11: No device responding at this address.	RO	10

Table 120. PMA/PMD Status 2 Register (1x0008) (continued)

Bit	Name	Description	Access	Default
13	Transmit fault ability	0: PMA/PMD does not have the ability to detect a fault condition on the transmit path 1: PMA/PMD has the ability to detect a fault condition on the transmit path	RO	1
12	Receive fault ability	0: PMA/PMD does not have the ability to detect a fault condition on the receive path 1: PMA/PMD has the ability to detect a fault condition on the receive path	RO	1
11	Transmit fault	0: No fault condition on transmit path. 1: Fault condition on transmit path.	RO/LH	0
10	Receive fault	0: No fault condition on receive path. 1: Fault condition on receive path.	RO/LH	0
9	Reserved	Ignore when read.	RO	0
8	PMD transmit disable ability	0: PMD does not have the ability to disable the transmit path 1: PMD has the ability to disable the transmit path	RO	1
7	10GBASE-SR ability	0: PMA/PMD is not able to perform 10GBASE-SR 1: PMA/PMD is able to perform 10GBASE-SR	RO	1
6	10GBASE-LR ability	0: PMA/PMD is not able to perform 10GBASE-LR 1: PMA/PMD is able to perform 10GBASE-LR	RO	1
5	10GBASE-ER ability	0: PMA/PMD is not able to perform 10GBASE-ER 1: PMA/PMD is able to perform 10GBASE-ER	RO	1
4	10GBASE-LX4 ability	0: PMA/PMD is not able to perform 10GBASE-LX4 1: PMA/PMD is able to perform 10GBASE-LX4	RO	0
3	10GBASE-SW ability	0: PMA/PMD is not able to perform 10GBASE-SW 1: PMA/PMD is able to perform 10GBASE-SW	RO	1
2	10GBASE-LW ability	0: PMA/PMD is not able to perform 10GBASE-LW 1: PMA/PMD is able to perform 10GBASE-LW	RO	1
1	10GBASE-EW ability	0: PMA/PMD is not able to perform 10GBASE-EW 1: PMA/PMD is able to perform 10GBASE-EW	RO	1
0	PMA loopback ability	0: PMA does not have the ability to perform a loopback function 1: PMA has the ability to perform a loopback function	RO	1

Table 121. PMD transmit disable register (1x0009)

Bit	Name	Description	Access	Default
15:5	Reserved	Value always 0, writes ignored.	RO	0
4	PMD transmit dsable 1	Value always 0, writes ignored.	RO	0

Table 121. PMD transmit disable register (1x0009) (continued)

Bit	Name	Description	Access	Default
3	Reserved	Value always 0, writes ignored.	RO	0
2	Reserved	Value always 0, writes ignored.	RO	0
1	PMD transmit dsable 0	Value always 0, writes ignored.	RO	0
0	Global PMD transmit disable	0: Transmit enabled. The internal TXEN signal will not be set to 0 due to this register bit. 1: Transmit disabled. The internal TXEN signal will be 0. The TXEN signal can be routed out a GPIO pin to shut off the optics module's TX driver if that is desirable. TXEN-inverted can also be transmitted from a GPIO pin. The internal TXEN signal is also 0 when the channel is in low power mode. The TXEN output for this channel is a function of the datapath failover crosspoint control in global registers 30x0003.1 and 30x003.0. The optics module disabled when this bit is set is the optics module associated with this channel's datapath.	RW	0

Table 122. PMD receive signal detect register (1x000A)

Bit	Name	Description	Access	Default
15:5	Reserved	Value always 0, writes ignored.	RO	0
4	PMD receive signal detect 3	Do not support this function, value always 0	RO	0
3	PMD receive signal detect 2	Do not support this function, value always 0	RO	0
2	PMD receive signal detect 1	Do not support this function, value always 0	RO	0
1	PMD receive signal detect 0	Do not support this function, value always 0	RO	0
0	Global PMD receive signal detect	0: Signal not detected on receive. 1: Signal detected on receive.	RO	0

Table 123. PMA/PMD package identifier (1x000E)

Bit	Name	Description	Access	Default
15:0	PKG_ID_MSW	Upper 16 bits of a 32-bit unique PMA package identifier. Bits 3-18 of the device manufacturer's OUI.	RO	0

Table 124. PMA/PMD package identifier (1x000F)

Bit	Name	Description	Access	Default
15:0	PKG_ID_LSW	Lower 16 bits of a 32-bit unique PMA package identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number.	RO	0

Table 125. KR Training control (1x0096)

Bit	Name	Description	Access	Default
15:2	Reserved		RO	0
1	KR Training Enable	0: Training disabled 1: Training enabled	RW	0
0	KR Restart Training	0: No Op 1: Restart training	RW SC	0

Table 126. KR Training status (1x0097)

Bit	Name	Description	Access	Default
15:4	Reserved		RO	0
3	Training Failure	0: No Failure 1: Failure	RO	0
2	Start-up protocol status	0: Not training 1: Actively training	RO	0
1	Frame Lock	0: No frame lock 1: Frame lock	RO	0
0	Receiver Status	0: Not trained 1: Trained	RO	0

Table 127. KR Training LP coeff update (1x0098)

Bit	Name	Description	Access	Default
15:14	Reserved		RO	0
13	Preset	0: Normal operation 1: Preset coefficients	RO	0
12	Initialize	0: Normal operation 1: Initialize coefficients	RO	0
11:6	Reserved		RO	0
5:4	Coefficient (+1) update		RO	00
3:2	Coefficient (0) update		RO	00
1:0	Coefficient (-1) update		RO	00

Table 128. KR Training LP status report (1x0099)

Bit	Name	Description	Access	Default
15	Receiver ready	0: LP receiver is requesting that training continue 1: LP receiver has determined training is complete and is prepared to receive data	RO	0
14:6	Reserved		RO	0
5:4	Coefficient (+1) status		RO	00
3:2	Coefficient (0) status		RO	00
1:0	Coefficient (-1) status		RO	00

Table 129. KR Training LD coeff update (1x009A)

Bit	Name	Description	Access	Default
15:14	Reserved		RO	0
13	Preset	0: Normal operation 1: Preset coefficients	RO	0
12	Initialize	0: Normal operation 1: Initialize coefficients	RO	0
11:6	Reserved		RO	0
5:4	Coefficient (+1) update		RO	0
3:2	Coefficient (0) update		RO	0
1:0	Coefficient (-1) update		RO	0

Table 130. KR Training LD status report (1x009B)

Bit	Name	Description	Access	Default
15	Receiver ready	0: LD receiver is requesting that training continue 1: LD receiver has determined training is complete and is prepared to receive data	RO	0
14:6	Reserved		RO	0
5:4	Coefficient (+1) status		RO	0
3:2	Coefficient (0) status		RO	0
1:0	Coefficient (-1) status		RO	0

Table 131. KR Training status (from Firmware) (1x8097)

Bit	Name	Description	Access	Default
15:4	Reserved		RO	0
3	Training Failure	0: No Failure 1: Failure	RW	0

Table 131. KR Training status (from Firmware) (1x8097) (continued)

Bit	Name	Description	Access	Default
2	Start-up protocol status	0: Not training 1: Actively training	RW	0
1	Reserved		RO	0
0	Receiver Status	0: Not trained 1: Trained	RW	0

Table 132. KR Training LD coeff update (from Firmware) (1x809A)

Bit	Name	Description	Access	Default
15:14	Reserved		RO	0
13	Preset	0: Normal operation 1: Preset coefficients	RW	0
12	Initialize	0: Normal operation 1: Initialize coefficients	RW	0
11:6	Reserved		RO	0
5:4	Coefficient (+1) update		RW	0
3:2	Coefficient (0) update		RW	0
1:0	Coefficient (-1) update		RW	0

Table 133. KR Training Control 2 (1x8201)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	Local Receiver ready	0: Local receiver still training 1: Local receiver is trained.	RW	0
6	TX prbs11 invert	0: no inversion 1: Invert transmitted prbs11 training pattern	RW	0
5	RX prbs11 invert	0: no inversion 1: Invert received prbs11 training pattern	RW	0
4	Training Done	0: Actively training 1: Training done	RW	0
3	wait_timer_start	1: Initialize timer to maxval, and start counting down	RW SC	0
2	max_wait_timer_start	1: Initialize timer to maxval, and start counting down	RW SC	0
1	tr_coef_ready	0: LD Coef update reg is not ready to transmit 1: LD Coef update register (1x809A) is stable and ready for transmission	RW	0
0	Enable training pattern error detector	0: Disabled 1: Enabled	RW	0

Table 134. KR Training Status 2 (1x8208)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	frame_transmit_done	1: Training frame has completed transmission	RO/LH	0
3	wait_timer_done	0: Timer was never started, or is still counting down 1: Timer counted down to zero	RO/LH	0
2	max_wait_timer_done	0: Timer was never started, or is still counting down 1: Timer counted down to zero	RO/LH	0
1	DME violation detect	0: No DME violation detected 1: A DME violation has been detected	RO/LH	0
0	BER Busy	0: Idle 1: Rx Training is actively counting frames and bit errors within training pattern	RO	0

Table 135. KR Training pattern error count (1x8209)

Bit	Name	Description	Access	Default
15:0	Bit Error Count		RO	0

Table 136. KR Training Frames counted (1x820A)

Bit	Name	Description	Access	Default
15:0	Frames counted		RO	0

Table 137. KR Training Frames to count (1x820B)

Bit	Name	Description	Access	Default
15:0	Frames to count		RW	0

Table 138. KR Training wait_timer setting (1x820C)

Bit	Name	Description	Access	Default
15:0	wait_timer		RW	0x19F1

Table 139. KR Training max_wait_timer setting 1 (1x820D)

Bit	Name	Description	Access	Default
15:0	max_wait_timer[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0x0BE4

Table 140. KR Training max_wait_timer setting 2 (1x820E)

Bit	Name	Description	Access	Default
15:0	max_wait_timer[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0x0254

Table 141. KR FEC ability (1x00AA)

Bit	Name	Description	Access	Default
15:2	Reserved		RO	0
1	FEC error indication ability	0: This PHY device is not able to report FEC decoding errors to the PCS layer. 1: This PHY device is able to report FEC decoding errors to the PCS layer.	RO	1
0	FEC ability	0: This PHY device does not support FEC. 1: This PHY device supports FEC.	RO	1

Table 142. KR FEC control 1 (1x00AB)

Bit	Name	Description	Access	Default
15:2	Reserved		RO	0
1	FEC enable error indication	0: Decoding errors have no effect on PCS sync bits 1: Enable decoder to indicate errors to PCS sync bits	RW	1
0	FEC enable	0: Disable FEC 1: Enable FEC	RW	0

Table 143. KR FEC corrected lower (1x00AC)

Bit	Name	Description	Access	Default
15:0	FEC corrected blocks lower		RO CR	0

Table 144. KR FEC corrected upper (1x00AD)

Bit	Name	Description	Access	Default
15:0	FEC corrected blocks upper		RO CR	0

Table 145. KR FEC uncorrected lower (1x00AE)

Bit	Name	Description	Access	Default
15:0	FEC uncorrected blocks lower		RO CR	0

Table 146. KR FEC uncorrected upper (1x00AF)

Bit	Name	Description	Access	Default
15:0	FEC uncorrected blocks upper		RO CR	0

Table 147. KR FEC Control 2 (1x8300)

Bit	Name	Description	Access	Default
15:2	Reserved		RO	0
1	fec_inframe	0: FEC has not achieved lock 1: FEC has achieved lock	RO/LL	1
0	fec_rstmon	0: no effect 1: reset FEC counters	RW	0

Table 148. PMA_reset_LH (1x8000)

Bit	Name	Description	Access	Default
15	Latch High of pma_ieee_reset		RO/LH	0
14:0	Reserved		RO	0

Table 149. PMA_TXSTAT : PMA TX Status (1x8001)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (Ignore when read)	RO	0
4	TX CMU Loss Of Lock Error	0: TX CMU Lock Error 1: TX CMU Lock	RO/LL	1
3	FIFO Error	0: FIFO Overflow 1: FIFO Normal	RO/LL	1
2:1	Reserved	Reserved (Ignore when read)	RO	0
0	TX CMU Loss Of Lock Error	0: TX CMU Lock Error 1: TX CMU Lock	RO	1

Table 150. PMA_RXSTAT : PMA RX Status (1x8002)

Bit	Name	Description	Access	Default
15:3	Reserved	Reserved (Ignore when read)	RO	0
2	DC Offset Sign Output	0: DC Offset Negative 1: DC Offset Positive	RO	0
1	RX Loss of Lock Error	0: RX CRU Lock Error 1: RX CRU Lock	RO/LL	1
0	RX Loss of Lock Error	0: RX CRU Lock Error 1: RX CRU Lock	RO	1

Table 151. PMA_RXEDCTRL : PMA RX EDC Control (1x8003)

Bit	Name	Description	Access	Default
15:14	Reserved	Reserved (Ignore when read)	RO	0
4:1	Reserved	Reserved (Ignore when read)	RO	0
0	RX CRU Lock to Ref	RX CRU Lock to Ref 0: CRU to lock to data 1: Force CRU to lock to reference	RW	0

Table 152. PMA_RXDATACTRL : PMA RX DATA Control (1x8004)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (Ignore when read)	RO	0
4	RX Receive Data MSB Select	Swaps MSB of 64-bit bus 0: Disabled (MSB first). Bit 63 is MSB 1: Enabled (LSB first). Bit 0 is MSB	RW	1
3	RX Receive Manual Data Squelch	Squelches 64-bit bus 0: Normal 1: Squelched	RW	0
2	RX Receive Data Polarity Invert	Inverts Polarity on 64-bit bus 0: Normal 1: Inverted	RW	0
1:0	Reserved	Reserved (Ignore when read)	RO	0

Table 153. PMA_FIFOCTRL : PMA FIFO Control (1x8011)

Bit	Name	Description	Access	Default
15:1	Reserved	Reserved (Ignore when read)	RO	0
0	TXFIFO_SYNCH INHIBIT	FIFO Synch Inhibit 0: Disabled 1: Enabled	RW	0

Table 154. PMA_TXDATACTRL : PMA TX DATA Control (1x8012)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (Ignore when read)	RO	0
4	PMA_Serial_Loopback	0: Enables loopback K. 1: Disable loopback K.	RW	1
3	TXOUT_INV	TX Transmit Data Polarity Invert 0: Normal 1: Inverted	RW	0
2	TXOUT_MSBSEL	TX Transmit Data MSB Select 0: No bit swapping enabled (MSB first) Bit 63 is MSB 1: Bit swapping enabled (LSB first) Bit 0 is MSB	RW	1
1	TX Transmit Manual Data Squelch	TX Transmit Manual Data Squelch 0: Normal 1: Squelched	RW	0
0	Reserved	Reserved (Ignore when read)	RO	1

Table 155. PMA_TXOUTCTRL1: PMA TX Output Driver Control 1 (1x8013)

Bit	Name	Description	Access	Default
15:12	Reserved	Factory Test Only. Do Not Modify	RW	0
11:8	TXOUT_SLEW_CTRL	TX Output Driver Slew Rate Control 0: Minimum F: Maximum	RW	0xA
7:5	Reserved	Factory Test Only. Do Not Modify	RW	0
4:0	C(-1) Tap Control	TX Output Driver C(-1) Coefficient Control 00000: Minimum (-4mA) 11111: Maximum (+4mA)	RW	01111

Table 156. PMA_TXOUTCTRL2: PMA TX Output Driver Control 2 (1x8014)

Bit	Name	Description	Access	Default
15:13	Reserved	Factory Test Only. Do Not Modify	RW	0
12:8	C(0) Tap Control	TX Output Driver C(0) Coefficient Control 00000: Minimum (0mA) 11111: Maximum (+16mA)	RW	10011
7:6	Reserved	Factory Test Only. Do Not Modify	RW	0
5:0	C(+1) Tap Control	TX Output Driver C(+1) Coefficient Control 000000: Minimum (-0.25mA) 111111: Maximum (-16mA)	RW	0

Table 157. PMA_TXRATECTRL: PMA TX Rate Control (1x8015)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
4:1	Reserved	Reserved (Ignore when read)	RO	0000

Table 158. PMA_TXRATECTRL: PMA TX Rate Control (1x8017)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5:4	CMU Varclk Select Bit	CMU Varclk Select Bit 00: /66 01: /64 10: /16 11: /48	RW	00
3:1	CMU Reference Clock Select Bit	CMU Reference Clock Select Bit 00x: CMU0 Refck Path 01x: CMU1 Refck Path 1x0: RX CDR 1x1: XAUI CDR	RW	010
0	Reserved	Reserved (Ignore when read)	RO	0

Table 159. PMA_TXRATECTRL: PMA TX Rate Control (1x8018)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7:6	TX Transmit Slew Control	Selects proper slew rate for 10G, 3G, and 1G data rates 00: 10G 01: 3G 10: reserved 11: 1G	RW	00
5:2	Reserved	Reserved (Ignore when read)	RO	0

Table 160. PMA_RXRATECTRL: PMA RX Rate Control (1x8019)

Bit	Name	Description	Access	Default
15:7	Reserved	Reserved (Ignore when read)	RO	0
6:5	RX Reference Clock Select	Selects RX Reference Clock Source x0: CRU0 clock path x1: CRU1 clock path	RW	00
4:3	RX Reference Clock Rate	Selects RX Reference Clock Rate 00: /64 01: /66 1x: /60	RW	01

Table 160. PMA_RXRATECTRL: PMA RX Rate Control (1x8019) (continued)

Bit	Name	Description	Access	Default
2:1	RX Data Rate	Selects RX Data Rate 00: 10G 01: 3G 1x: 1G	RW	00
0	Reserved	Reserved (Ignore when read)	RO	0

Table 161. Factory Test Register (1x8030)

Bit	Name	Description	Access	Default
15:12	Reserved	Factory test only. Do not modify this bit group.	RO	0
11:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 162. Factory Test Register (1x8031)

Bit	Name	Description	Access	Default
15:2	Reserved	Factory test only. Do not modify this bit group.	RO	0
1:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 163. Factory Test Register (1x8034)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 164. Factory Test Register (1x8035)

Bit	Name	Description	Access	Default
15:3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RW	0
1:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 165. Factory Test Register (1x8036)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 166. Factory Test Register (1x8037)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 167. Factory Test Register (1x8038)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 168. Factory Test Register (1x8039)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 169. Factory Test Register (1x803A)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 170. Factory Test Register (1x803B)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 171. LOS Status (1x8141)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved (Ignore when read)	RO	0
1	Hardware LOS Status	Hardware LOS detect using amplitude measurement method. Status is valid only when hardware LOS detection is enabled in 1xB0C0.2. 0: No LOS condition detected. 1: LOS condition detected.	RO	1

Table 171. LOS Status (1x8141) (continued)

Bit	Name	Description	Access	Default
0	Software EDC CRU LOS	Indicates when the software has detected a loss-of-signal condition at the input to the EDC's CRU. This is the signal on the RXIN input to the EDC. The software contains this LOS detection only in copper connect applications where there is no optics module present to drive the chip's LOPC input. 0: No LOS condition detected. 1: LOS condition detected. This is a RO copy of sw_edc_cru_los_rw. needed something the user can not modify. sw_edc_cru_los_rw will be made hidden.	RO	1

Table 172. LOS_Detection_Source (1x8142)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved (Ignore when read)	RO	0
1:0	LOS Detection Source	Selects the source of the LOS signal that drive the RX WIS framer 00: hardware LOS detection logic 01: Software LOS detection 10: Continuously force LOS alarm state 11: Squelch LOS alarm state	RW	00

Table 173. Factory Test Register (1x8151)

Bit	Name	Description	Access	Default
15:1	Reserved	Factory test only. Do not modify this bit group.	RO	0
0	Reserved	Factory test only. Do not modify this bit group.	RW	1

Table 174. Driver coeff PRESET settings for CM1 (1x8210)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7:0	cm1 Training PRESET setting		RW	0x0F

Table 175. Driver coeff PRESET settings for C0 and CP1 (1x8211)

Bit	Name	Description	Access	Default
15:8	c0 Training PRESET setting		RW	0x1F
7:0	cp1 Training PRESET setting		RW	0x00

Table 176. Driver coeff INITIALIZE settings for CM1 (1x8212)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7:0	cm1 Training INITIALIZE setting		RW	0x0B

Table 177. Driver coeff INITIALIZE settings for C0 and CP1 (1x8213)

Bit	Name	Description	Access	Default
15:8	c0 Training INITIALIZE setting		RW	0x1F
7:0	cp1 Training INITIALIZE setting		RW	0x1B

Table 178. Driver coeff step-size (1x8214)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0
5:4	cp1 step size		RW	0x1
3:2	c0 step size		RW	0x1
1:0	cm1 step size		RW	0x1

Table 179. RX_ALARM Control Register (1x9000)

Bit	Name	Description	Access	Default
15:11	Reserved	For future use.	RO	0
10	Vendor Specific	0: Disable 1: Enable	RW	0
9	WIS Local Fault Enable	0: Disable 1: Enable	RW	1
8:5	Vendor Specific	0: Disable 1: Enable	RW	0
4	PMA/PMD Receiver Local Fault Enable	0: Disable 1: Enable	RW	1
3	PCS Receive Local Fault Enable	0: Disable 1: Enable	RW	1
2:1	Vendor Specific	0: Disable 1: Enable	RW	0
0	PHY XS Receive Local Fault Enable	0: Disable 1: Enable	RW	0

Table 180. TX_ALARM Control Register (1x9001)

Bit	Name	Description	Access	Default
15:11	Reserved	For future use.	RO	0
10:5	Vendor Specific	0: Disable 1: Enable	RW	0
4	PMA/PMD Transmitter Local Fault Enable	0: Disable 1: Enable	RW	1
3	PCS Transmit Local Fault Enable	0: Disable 1: Enable	RW	1
2:1	Vendor Specific	0: Disable 1: Enable	RW	0
0	PHY XS Transmit Local Fault Enable	0: Disable 1: Enable	RW	1

Table 181. RX_ALARM Status Register (1x9003)

Bit	Name	Description	Access	Default
15:11	Reserved	Ignore when read.	RO	0
10	Vendor Specific	For future use.	RO	0
9	WIS Local Fault	0: o WIS Local Fault 1: WIS Local Fault	RO/LH	0
8:5	Vendor Specific	For future use.	RO	0
4	PMA/PMD Receiver Local Fault	0: o PMA/PMD Receiver Local Fault 1: PMA/PMD Receiver Local Fault link to 1.8.10	RO/LH	0
3	PCS Receive Local Fault	0: o PCS Receive Local Fault 1: PCS Receive Local Fault link to 3.8.10	RO/LH	0
2:1	Vendor Specific	For future use.	RO	0
0	PHY XS Receive Local Fault	0: o PHY XS Receive Local Fault 1: PHY XS Receive Local Fault link to 4.8.10	RO/LH	0

Table 182. TX_ALARM Status Register (1x9004)

Bit	Name	Description	Access	Default
15:11	Reserved	Ignore when read.	RO	0
10:5	Vendor Specific	For future use.	RO	0
4	PMA/PMD Transmitter Local Fault	0: o PMA/PMD Transmitter Local Fault 1: PMA/PMD Transmitter Local Fault link to 1.8.11	RO/LH	0
3	PCS Transmit Local Fault	0: o PCS Transmit Local Fault 1: PCS Transmit Local Fault link to 3.8.11	RO/LH	0
2:1	Vendor Specific	For future use.	RO	0

Table 182. TX_ALARM Status Register (1x9004) (continued)

Bit	Name	Description	Access	Default
0	PHY XS Transmit Local Fault	0: o PHY XS Transmit Local Fault 1: PHY XS Transmit Local Fault link to 4.8.11	RO/LH	0

Table 183. RX Clock Output Control (1xA008)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	PMA RX Clock Output Swing	0: Half amplitude swing 1: Full amplitude swing	RW	0
3	Enable RX Clock Output	0: RX Clock Output Disable 1: RX Clock Output Enable	RW	0
2:0	RX Clock Output Select	000: RX CDR /66 001: RX CDR /64 010: TX CMU /64 011: TX CMU /66 100: XAUI CMU VARCLK 101: RESERVED 110: RX CDR /60 111: RESERVED	RW	000

Table 184. TX Clock Output Control (1xA009)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	PMA TX Clock Output Swing	0: Half amplitude swing 1: Full amplitude swing	RW	0
3	Enable TX Clock Output	0: TX Clock Output Disable 1: TX Clock Output Enable	RW	0
2:0	TX Clock Output Select	000: TX CMU /64 001: TX CMU /66 010: RX CDR /66 011: RX CDR /64 10x: CMU copy 110: CRU copy 111: XAUI Recovered Clock	RW	000

Table 185. Vendor Specific PMA Control 2 (1xA100)

Bit	Name	Description	Access	Default
15	wis_intb_activeh	0: WIS_INTB is active low 1: WIS_INTB is active high	RW	0
14	wis_inta_activeh	0: WIS_INTA is active low 1: WIS_INTA is active high	RW	0
13	Reserved		RO	0

Table 185. Vendor Specific PMA Control 2 (1xA100) (continued)

Bit	Name	Description	Access	Default
12	Disable lowpwr rst timer	0: Enable lowpwr rst timer 1: Disable lowpwr rst timer	RW	0
11	Reserved		RO	0
10	Reserved		RO	0
9	Supress LOL detection	0: Allow LOL detection 1: Supress LOL detection	RW	0
8	TX_LED_BLINK_TIME	TX data activity LED blink time 0: 50ms interval 1: 100ms interval	RW	1
7	RX_LED_BLINK_TIME	RX data activity LED blink time 0: 50ms interval 1: 100ms interval	RW	1
6:5	TX_LED_MODE	Tx LED mode control 00: Display Tx link status 01: Display Tx data activity status 10: Display combination of Tx link and data activity status 11: Reserved.	RW	10
4:3	RX_LED_MODE	Rx LED mode control 00: Display Rx link status 01: Display Rx data activity status 10: Display combination of Rx link and data activity status 11: Reserved.	RW	10
2	Override system loopback data	0: Data sent out XFI output matches default. 1: Use 'PMA system loopback data select' to select XFI ouput data.	RW	0
1:0	PMA system loopback data select	When '=Override system loopback data'= (1xA100.2) is set and the data channel is in 10G mode, the data transmitted from TX PMA is determined by these register bits. The data transmitted is 00: repeating 0x00FF pattern 01: continuously send 0's 10: continuously send 1's 11: data from TX WIS block	RW	0

Table 186. Vendor Specific PMA Status 2 (1xA101)

Bit	Name	Description	Access	Default
15:4	Reserved	Value always 0, writes ignored.	RO	0
3	WAN_ENABLED status	0: Not in Wan Mode 1: WAN Mode	RO	0
2	WIS_INTA pin status	0: WIS_INTA pin is low 1: WIS_INTA pin is high	RO	0
1	WIS_INTB pin status	0: WIS_INTB pin is low 1: WIS_INTB pin is high	RO	0
0	PMTICK pin status	0: PMTICK pin is low 1: PMTICK pin is high	RO	0

Table 187. Vendor Specific LOPC Status (1xA200)

Bit	Name	Description	Access	Default
15:3	Reserved	Value always 0, writes ignored.	RO	0
2	Present state of the LOPC pin, taking into account the lopc_invert regbit	0: LOPC pin is low when lopc_invert=0, LOPC is high when lopc_invert=1 1: LOPC pin is high when lopc_invert=0, LOPC is low when lopc_invert=1	RO	0
1	Present state of the LOPC pin. Does not take into account the lopc_invert regbit	0: LOPC pin is low 1: LOPC pin is high	RO	0
0	Interrupt pending bit	0: An interrupt event has not occurred since the last time this bit was read 1: An interrupt event determined by lopc_intr_mode has occurred	RO CR	0

Table 188. Vendor Specific LOPC Control (1xA201)

Bit	Name	Description	Access	Default
15:3	Reserved	Value always 0, writes ignored.	RO	0
2	LOPC state inversion select	0: The part is in a LOPC alarm state when the LOPC pin is logic low. 1: The part is in a LOPC alarm state when the LOPC pin is logic high.	RW	0
1:0	lopc_intr_pend bit select	This bit group determines how the LOPC interrupt pending register in 1xA200.0 is asserted. 00: interrupt generation is disable 01: lopc_intr_pend is set on a rising edge of the LOPC pin, regardless of the lopc_invert setting 10: lopc_intr_pend is set on a falling edge of the LOPC pin, regardless of the lopc_invert setting 11: lopc_intr_pend is set on both edges of the LOPC pin	RW	0

Table 189. Reset (1xAE00)

Bit	Name	Description	Access	Default
15:13	Reserved	Value always 0, writes ignored.	RO	0
12	TX 3g/1g reset	0: Normal operation 1: TX 3g/1g reset	RW SC	0
11	RX 3g/1g reset	0: Normal operation 1: RX 3g/1g reset	RW SC	0
10	PMA block reset	0: Normal operation 1: PMA block reset	RW SC	0

Table 189. Reset (1xAE00) (continued)

Bit	Name	Description	Access	Default
9	PMA FIFO reset	0: Normal operation 1: PMA FIFO reset	RW SC	0
8	Tx WIS reset	0: Normal operation 1: WIS Tx path reset	RW SC	0
7	Tx WIS FIFO reset	0: Normal operation 1: Tx WIS FIFO reset	RW SC	0
6	TX WIS FIFO pointer reset	0: Normal operation 1: TX WIS FIFO pointer reset	RW SC	0
5	Reset WIS interrupt tree	0: Normal operation 1: Reset WIS interrupt tree	RW SC	0
4	RX WIS FIFO reset	0: Normal operation 1: RX WIS FIFO reset	RW SC	0
3	RX WIS reset	0: Normal operation 1: WIS Rx path reset	RW SC	0
2	PCS Tx reset	0: Normal operation 1: PCS Tx path reset	RW SC	0
1	PCS Rx reset	0: Normal operation 1: PCS Rx path reset	RW SC	0
0	Reserved		RO	0

Table 190. WIS_CTRL1: WIS Control 1 (2x0000)

Bit	Name	Description	Access	Default
15	SOFT_RST	Reset all MMDs. 0: Normal operation. 1: Resets the entire channel.	RW SC	0
14	LPBK_J	Enables WIS system loopback (loopback†J). 0: Disable. 1: Enable.	RW	0
13	SPEED_SEL_A	WIS speed capability. 0: Unspecified 1: Operates at 10 Gbps or above.	RO	1
12	Reserved	Reserved	RO	0
11	LOW_PWR_WIS	Enter low power mode. 0: Normal Operation. The internal TXEN signal will not be set to 0 due to the Low Power register bit. 1: Low Power Mode. Power dissipated in the core datapath, XAUI interface and PMA interface is reduced. The appropriate PMA connected to this channel is powered down when this bit is set. The PMA connected to this channel is a function of the datapath failover crosspoint control in global registers 30x0003.1 and 30x003.0. The internal TXEN signal will be 0. The TXEN signal can be routed out a GPIO pin to shut off the optics module's TX driver if desired. The inverted TXEN signal may also be transmitted from a GPIO pin.	RW	0

Table 190. WIS_CTRL1: WIS Control 1 (2x0000) (continued)

Bit	Name	Description	Access	Default
10:7	Reserved	Reserved	RO	0
6	SPEED_SEL_B	WIS speed capability. 0: Unspecified 1: Operates at 10 Gbps or above.	RO	1
5:2	SPEED_SEL_C	WIS speed selection. WIS speed selection. 1xxx: Reserved. x1xx: Reserved. xx1x: Reserved. 0001: Reserved. 0000: 10 Gbps.	RO	0
1:0	Reserved	Reserved	RO	0

Table 191. WIS_STAT1: WIS Status 1 (2x0001)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	00000000
7	FAULT	WIS fault status. The alarm conditions that cause the WIS fault status to be asserted are configured in the WIS_FAULT_MASK (2xEE07). Based on the 2xEE07 setting, the WIS fault status can be asserted when the following alarm conditions exist: OOF, LOS, LOF, LOP-P, AIS-L, AIS-P, LCD-P, PLM-P, RDI-L, far-end AIS-P and far-end PLM-P. 0: No faults asserted. 1: Fault asserted.	RO/LH	0
6:3	Reserved	Reserved	RO	0000
2	LNK_STAT	WIS receive link status. Link up means no AIS-P, AIS-L, PLM-P, or SEF alarms 0: WIS link down. (AIS-P=1 OR AIS-L=1 OR PLM-P=1 OR WIS SEF=1 or LOP-P=1) 1: WIS link up. (AIS-P=0 AND AIS-L=0 AND PLM-P=0 AND SEF=0 AND LOP-P=0)	RO/LL	1
1	LOW_PWR_ABILITY	Low power mode support ability. 0: Supported. 1: Not supported.	RO	1
0	Reserved	Reserved	RO	0

Table 192. WIS_DEVID1: WIS Device Identifier 1 (2x0002)

Bit	Name	Description	Access	Default
15:0	DEV_ID_MSW	Upper 16 bits of a 32-bit unique WIS device identifier. Bits 3-18 of the device manufacturer's OUI.	RO	0x0007

Table 193. WIS_DEVID2: WIS Device Identifier 2 (2x0003)

Bit	Name	Description	Access	Default
15:0	DEV_ID_LSW	Lower 16 bits of a 32-bit unique WIS device identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number.	RO	0x0400

Table 194. WIS_SPEED: WIS Speed Capability (2x0004)

Bit	Name	Description	Access	Default
15:1	Reserved	Reserved	RO	0
0	RATE_ABILITY	WIS rate capability 0: Not capable of 10Gbps. 1: Capable of 10Gbps.	RO	1

Table 195. WIS_DEVPKG1: WIS Devices in Package 1 (2x0005)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0
5	DTE_XS_PRESENCE	Indicates whether DTE XS is present in the package 0: Not present. 1: Present.	RO	0
4	PHY_XS_PRESENCE	Indicates whether PHY XS is present in the package 0: Not present. 1: Present.	RO	1
3	PCS_PRESENCE	Indicates whether PCS is present in the package 0: Not present. 1: Present.	RO	1
2	WIS_PRESENCE	Indicates whether WIS is present in the package 0: Not present. 1: Present.	RO	1
1	PMD_PMA_PRESENCE	Indicates whether PMA/PMD is present in the package 0: Not present. 1: Present.	RO	1
0	CLS22_PRESENCE	Indicates whether Clause 22 registers are present in the package 0: Not present. 1: Present.	RO	0

Table 196. WIS_DEVPKG2: WIS Devices in Package 2 (2x0006)

Bit	Name	Description	Access	Default
15	Vendor specific device 2 present		RO	0
14	Vendor specific device 1 present		RO	0
13:0	Reserved		RO	0

Table 197. WIS_CTRL2: WIS Control 2 (2x0007)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0
5	TEST_PRBS31_ANA	Enable WIS PRBS31 test pattern checking function 0: Disable 1: Enable	RW	0
4	TEST_PRBS31_GEN	Enable WIS PRBS31 test pattern generation function 0: Disable 1: Enable	RW	0
3	TEST_PAT_SEL	Selects the pattern type sent by the transmitter when TEST_PAT_GEN (2x0007.1) is low. 0: Mixed frequency test pattern 1: Square wave	RW	0
2	TEST_PAT_ANA	Enables the WIS test pattern checker. Doing so prevents the loss of code-group delineation (LCD-P) alarm from being set while the WIS is receiving the mixed frequency test pattern. 0: Disable 1: Enable	RW	0
1	TEST_PAT_GEN	Enable WIS test pattern generation 0: Disable 1: Enable	RW	0
0	WAN_MODE	Enable 10GBASE-W logic and sets the speed of the WIS-PMA interface to 9.95328 Gbps. The proper reference clock frequency must be provided to set the data rate. Note: there are multiple ways to enable WAN mode. 0: Disable 1: Enable	RW	0

Table 198. WIS_STAT2: WIS Status 2 (2x0008)

Bit	Name	Description	Access	Default
15:14	DEV_PRES	Reflects the presence of a MMD responding at this address 00: No device responding at this address 01: No device responding at this address 10: Device responding at this address 11: No device responding at this address	RO	10
13:2	Reserved	Reserved	RO	0
1	PRBS31_ABILITY	Indicates if WIS supports PRBS31 pattern testing 0: Not supported. 1: Supported.	RO	1
0	BASE_R_ABILITY	Indicates if WIS supports a bypass to allow support of 10GBASE-R 0: Not supported. 1: Supported.	RO	1

Table 199. WIS_TSTPAT_CNT: WIS Test Pattern Error Counter (2x0009)

Bit	Name	Description	Access	Default
15:0	TSTPAT_CNT	PRBS31 test pattern error counter. The saturating counter clears when read. The error count is not valid until the SYNC bit in 2xEC51.0 is asserted. The error count can be incremented while the checker is acquiring sync. To clear the invalid error count when sync is achieved, read 2x0009. After the count begins to increment, the counting is not affected by changes to the pattern synchronization.	RO CR	0

Table 200. WIS_PKGID1: WIS Package Identifier 1 (2x000E)

Bit	Name	Description	Access	Default
15:0	PKG_ID_MSW	Upper 16 bits of a 32-bit unique WIS package identifier. Bits 3-18 of the device manufacturer's OUI. Six-bit model number and a four-bit revision number.	RO	0

Table 201. WIS_PKGID2: WIS Package Identifier 2 (2x000F)

Bit	Name	Description	Access	Default
15:0	PKG_ID_LSW	Lower 16 bits of a 32-bit unique WIS package identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number and a four-bit revision number.	RO	0

Table 202. WIS_STAT3: WIS Status 3 (2x0021)

Bit	Name	Description	Access	Default
15:12	Reserved	Reserved	RO	0
11	SEF	Severely errored frame 0: No SEF detected 1: SEF detected	RO/LH	0
10	FEPLMP_LCDP	Indicates far-end PLM-P/LCD-P defect in WIS RX 0: No far-end path label mismatch / Loss of code-group delineation 1: far-end path label mismatch / Loss of code-group delineation	RO/LH	0
9	FEAISP_LOPP	Indicates far-end AIS-P/LOP-P defect in WIS RX 0: far-end path Alarm Indication Signal / Path Loss of Pointer 1: No far-end path alarm indication signal / Path loss of pointer	RO/LH	0
8	Reserved	Reserved	RO	0
7	LOF	Loss of frame 0: Loss of frame flag lowered 1: Loss of frame flag raised	RO/LH	0
6	LOS	Loss of signal 0: Loss of signal flag lowered 1: Loss of signal flag raised	RO/LH	0
5	RDIL	Line remote defect indication 0: Line remote defect flag lowered 1: Line remote defect flag raised	RO/LH	0
4	AISL	Line alarm indication signal 0: Line alarm indication flag lowered 1: Line alarm indication flag raised	RO/LH	0
3	LCDP	Path loss of code-group delineation 0: Path loss of code-group delineation flag lowered 1: Path loss of code-group delineation flag raised	RO/LH	0
2	PLMP	Path label mismatch 0: Path label mismatch flag lowered 1: Path label mismatch flag raised	RO/LH	0
1	AISP	Path alarm indication signal 0: Path alarm indication signal lowered 1: Path alarm indication signal raised	RO/LH	0
0	LOPP	Loss of pointer 0: Loss of pointer flag lowered 1: Loss of pointer flag raised	RO/LH	0

Table 203. WIS_REI_CNT: WIS Far-End Path Block Error Count (2x0025)

Bit	Name	Description	Access	Default
15:0	Far end path block error count.	Counter wraps around to 0 when it is incremented beyond its maximum error count of 65,535. Cleared on channel reset.	RO	0

Table 204. WIS_TXJ1: WIS Tx J1s (Octets 13-0) (2x0027-002D)

Bit	Name	Description	Access	Default
15:8	TX_J1_ODD	Contains one of the odd numbered transmitted path trace message octets, numbered 13-1. Transmitted path trace octet 1 is in address 2x0027. Octet 3 is in address 2x0028. Octet 13 is in address 2x002D.	RW	0
7:0	TX_J1_EVEN	Contains one of the even numbered transmitted path trace message octets, numbered 12-0. Transmitted path trace octet 0 is in address 2x0027. Octet 2 is in address 2x0028. Octet 12 is in address 2x002D.	RW	0

Table 205. WIS_TXJ1B: WIS Tx J1s (Octets 15-14) (2x002E)

Bit	Name	Description	Access	Default
15:8	TX_J1_octet_15	Contains octet 15 of the transmitted path trace message. Octet 15 is transmitted first, octet 0 is transmitted last.	RW	0x89
7:0	TX_J1_octet_14	Contains octet 14 of the transmitted path trace message.	RW	0

Table 206. WIS_RXJ1: WIS Rx J1s (Octets 15-0) (2x002F-0036)

Bit	Name	Description	Access	Default
15:8	RX_J1_ODD	Contains one of the odd numbered received path trace message octets numbered 15-1. Received path trace octet 1 is in address 2x002F. Octet 3 is in address 2x0030. Octet 15 is in address 2x0036.	RO	0
7:0	RX_J1_EVEN	Contains one of the even numbered received path trace message octets numbered 14-0. Received path trace octet 0 is in address 2x002F. Octet 2 is in address 2x0030. Octet 14 is in address 2x0036.	RO	0

Table 207. WIS_REIL_CNT1: WIS Far-End Line BIP Errors 1 (2x0037)

Bit	Name	Description	Access	Default
15:0	REIL_ERR_CNT_MSW	Most significant word of the WIS far end line BIP error counter Whenever the most significant 16-bit register of the counter is read, the 32-bit counter value is latched into the register pair, with the most significant bits appearing in 2x0037 and the least significant bits appearing in 2x0038. Subsequent reads from 2x0038 will return the least significant 16 bits of the latched value, but will not change the register contents.	RO	0

Table 208. WIS_REIL_CNT0: WIS Far-End Line BIP Errors 0 (2x0038)

Bit	Name	Description	Access	Default
15:0	REIL_ERR_CNT_LSW	Least significant word of the WIS far end line BIP error counter Whenever the most significant 16-bit register of the counter is read, the 32-bit counter value is latched into the register pair, with the most significant bits appearing in 2x0037 and the least significant bits appearing in 2x0038. Subsequent reads from 2x0038 will return the least significant 16 bits of the latched value, but will not change the register contents.	RO	0

Table 209. WIS_B2_CNT1: WIS L-BIP Error Count 1 (2x0039)

Bit	Name	Description	Access	Default
15:0	B2_CNT_MSW	Most significant word of the WIS line BIP error counter Whenever the most significant 16-bit register of the counter is read, the 32-bit counter value is latched into the register pair, with the most significant bits appearing in 2x0039 and the least significant bits appearing in 2x003A. Subsequent reads from 2x003A will return the least significant 16 bits of the latched value, but will not change the register contents.	RO	0

Table 210. WIS_B2_CNT0: WIS L-BIP Error Count 0 (2x003A)

Bit	Name	Description	Access	Default
15:0	B2_CNT_LSW	Least significant word of the WIS line BIP error counter Whenever the most significant 16-bit register of the counter is read, the 32-bit counter value is latched into the register pair, with the most significant bits appearing in 2x0039 and the least significant bits appearing in 2x003A. Subsequent reads from 2x003A will return the least significant 16 bits of the latched value, but will not change the register contents.	RO	0

Table 211. WIS_B3_CNT: WIS P-BIP Block Error Count (2x003B)

Bit	Name	Description	Access	Default
15:0	B3_CNT	Path block error count Counter wraps around to 0 when it is incremented beyond its maximum error count of 65,535. Cleared on channel's WIS reset.	RO	0

Table 212. WIS_B1_CNT: WIS S-BIP Error Count (2x003C)

Bit	Name	Description	Access	Default
15:0	B1_CNT	Section BIP error count Counter wraps around to 0 when it is incremented beyond its maximum error count of 65,535. Cleared on channel's WIS reset.	RO	0

Table 213. WIS_TXJ0: WIS Tx J0s (Octets 13-0) (2x0040-0046)

Bit	Name	Description	Access	Default
15:8, 7:0				
15:8	TX_JO_ODD	Contains one of the odd numbered transmitted Section Trace Message octets, numbered 13-1. transmitted section trace octet 1 is in address 2x0040. Octet 3 is in address 2x0041. Octet 13 is in address 2x0046.	RW	0
7:0	TX_JO_EVEN	Contains one of the even numbered transmitted Section Trace Message octets, numbered 12-0. transmitted section trace octet 0 is in address 2x0040. Octet 2 is in address 2x0041. Octet 12 is in address 2x0046.	RW	0

Table 214. WIS_TXJOB: WIS Tx JOs (Octets 15-14) (2x0047)

Bit	Name	Description	Access	Default
15:8	TX_JO_octet_15	Contains octet 15 of the transmitted Section Trace Message. Octet 15 is transmitted first, octet 0 is transmitted last.	RW	0x89
7:0	TX_JO_octet_14	Contains octet 14 of the transmitted Section Trace Message.	RW	0

Table 215. WIS_RXJO: WIS Rx JOs (2x0048-004F)

Bit	Name	Description	Access	Default
15:8	RX_JO_ODD	Contains one of the odd numbered received Section Trace Message octets numbered 15-1. Received section trace octet 1 is in address 2x0048. Octet 3 is in address 2x0049. Octet 15 is in address 2x004F.	RO	0
7:0	RX_JO_EVEN	Contains one of the even numbered received Section Trace Message octets numbered 14-0. Received section trace octet 0 is in address 2x0048. Octet 2 is in address 2x0049. Octet 14 is in address 2x004F.	RO	0

Table 216. EWIS_TXCTRL1: WIS Vendor Specific Tx Control 1 (2xE5FF)

Bit	Name	Description	Access	Default
15:1	Reserved	Reserved	RO	0
0	TX_SS	Contents of SS bits in transmitted H1 overhead bytes 2-192. (State of SS bits in the first H1 byte is determined by 2xE615.) 0: SS bits set to 2'b00. 1: SS bits set to 2'b10.	RW	0

Table 217. EWIS_TXCTRL2: WIS Vendor Specific Tx Control 2 (2xE600)

Bit	Name	Description	Access	Default
15	REIL_TXBLK_MODE	Selects use of B2 block error count or bit error count mode to generate the M0/M1 bytes for REI-L back reporting 0: Bit error mode 1: Block error mode	RW	0
14	REIP_TXBLK_MODE	Selects use of B3 block error count or bit error count mode to generate the G1 byte for REI-P back reporting 0: Bit error mode 1: Block error mode	RW	0
13	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 217. EWIS_TXCTRL2: WIS Vendor Specific Tx Control 2 (2xE600)

Bit	Name	Description	Access	Default
12	SCR	Enable transmit WIS scrambler 0: Disable 1: Enable	RW	1
11	FRC_TX_TIMP	Force transmission of a TIM-P condition within the G1 byte 0: Normal operation. 1: Force TIM-P	RW	0
10	ERDI_TX_MODE	Selects ERDI as the transmit WIS G1 byte mode 0: RDI mode 1: ERDI mode	RW	1
9	SDH_TX_MODE	Selects the format of the WIS frame structure 0: SONET mode 1: SDH mode	RW	1
8	Reserved	Factory test only. Do not modify this bit group.	RW	0
7:4	SQ_WV_PW	Select the transmit WIS square wave test pattern length 0000 - 0011: Invalid 0100: 4 zeros and 4 ones 0101: 5 zeros and 5 ones 0110: 6 zeros and 6 ones 0111: 7 zeros and 7 ones 1000: 8 zeros and 8 ones 1001: 9 zeros and 9 ones 1010: 10 zeros and 10 ones 1011: 11 zeros and 11 ones 1100 - 1111: Invalid	RW	0100
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	FRC_TX_RDI	Force transmission of RDI-L in the K2 byte 0: Normal operation. 1: Force RDI-L	RW	0
1	FRC_TX_AISL	Force transmission of AIS-L in the K2 byte. AIS-L will take precedence over RDI-L if both are asserted. 0: Normal operation. 1: Force AIS-L	RW	0
0	Reserved	Reserved	RO	0

Table 218. Factory Test Register (2xE601)

Bit	Name	Description	Access	Default
15:2	Reserved	Factory test only. Do not modify this bit group.	RO	0
1	Reserved	Factory test only. Do not modify this bit group.	RW	0
0	Reserved	Factory test only. Do not modify this bit group.	RW SC	0

Table 219. Factory Test Register (2xE602)

Bit	Name	Description	Access	Default
15:8	Reserved	Factory test only. Do not modify this bit group.	RO	0
7:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 220. Factory Test Register (2xE603)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 221. Factory Test Register (2xE604)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 222. Factory Test Register (2xE605)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 223. Factory Test Register (2xE606)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 224. EWIS_TX_A1_A2: E-WIS Tx A1/A2 Octets (2xE611)

Bit	Name	Description	Access	Default
15:8	TX_A1	A1 byte to be transmitted when the TOSI data is inactive.	RW	0xF6
7:0	TX_A2	A2 byte to be transmitted when the TOSI data is inactive.	RW	0x28

Table 225. EWIS_TX_Z0_E1: E-WIS Tx Z0/E1 Octets (2xE612)

Bit	Name	Description	Access	Default
15:8	TX_Z0	Z0 byte to be transmitted when the TOSI data is inactive	RW	0xCC

Table 225. EWIS_TX_Z0_E1: E-WIS Tx Z0/E1 Octets (2xE612) (continued)

Bit	Name	Description	Access	Default
7:0	TX_E1	E1 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 226. EWIS_TX_F1_D1: E-WIS Tx F1/D1 Octets (2xE613)

Bit	Name	Description	Access	Default
15:8	TX_F1	F1 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_D1	D1 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 227. EWIS_TX_D2_D3: E-WIS Tx D2/D3 Octets (2xE614)

Bit	Name	Description	Access	Default
15:8	TX_D2	D2 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_D3	D3 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 228. EWIS_TX_C2_H1: E-WIS Tx C2/H1 Octets (2xE615)

Bit	Name	Description	Access	Default
15:8	TX_C2	C2 byte to be transmitted	RW	0x1A
7:0	TX_H1	H1 byte to be transmitted	RW	0x62

Table 229. EWIS_TX_H2_H3: E-WIS Tx H2/H3 Octets (2xE616)

Bit	Name	Description	Access	Default
15:8	TX_H2	H2 byte to be transmitted when the TOSI data is inactive	RW	0x0A
7:0	TX_H3	H3 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 230. EWIS_TX_G1_K1: E-WIS Tx G1/K1 Octets (2xE617)

Bit	Name	Description	Access	Default
15:8	Reserved	Factory test only. Do not modify this bit group.	RW	0x00
7:0	TX_K1	K1 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 231. EWIS_TX_K2_F2: E-WIS Tx K2/F2 Octets (2xE618)

Bit	Name	Description	Access	Default
15:8	TX_K2	K2 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_F2	F2 byte to be transmitted	RW	0x00

Table 232. EWIS_TX_D4_D5: E-WIS Tx D4/D5 Octets (2xE619)

Bit	Name	Description	Access	Default
15:8	TX_D4	D4 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_D5	D5 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 233. EWIS_TX_D6_H4: E-WIS Tx D6/H4 Octets (2xE61A)

Bit	Name	Description	Access	Default
15:8	TX_D6	D6 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_H4	H4 byte to be transmitted	RW	0x00

Table 234. EWIS_TX_D7_D8: E-WIS Tx D7/D8 Octets (2xE61B)

Bit	Name	Description	Access	Default
15:8	TX_D7	D7 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_D8	D8 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 235. EWIS_TX_D9_Z3: E-WIS Tx D9/Z3 Octets (2xE61C)

Bit	Name	Description	Access	Default
15:8	TX_D9	D9 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_Z3	Z3 byte to be transmitted	RW	0x00

Table 236. EWIS_TX_D10_D11: E-WIS Tx D10/D11 Octets (2xE61D)

Bit	Name	Description	Access	Default
15:8	TX_D10	D10 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_D11	D11 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 237. EWIS_TX_D12_Z4: E-WIS Tx D12/Z4 Octets (2xE61E)

Bit	Name	Description	Access	Default
15:8	TX_D12	D12 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_Z4	Z4 byte to be transmitted	RW	0x00

Table 238. EWIS_TX_S1_Z1: E-WIS Tx S1/Z1 Octets (2xE61F)

Bit	Name	Description	Access	Default
15:8	TX_S1	S1 byte to be transmitted when the TOSI data is inactive	RW	0x0F
7:0	TX_Z1	Z1 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 239. EWIS_TX_Z2_E2: E-WIS Tx Z2/E2 Octets (2xE620)

Bit	Name	Description	Access	Default
15:8	TX_Z2	Z2 byte to be transmitted when the TOSI data is inactive	RW	0x00
7:0	TX_E2	E2 byte to be transmitted when the TOSI data is inactive	RW	0x00

Table 240. EWIS_TX_N1: E-WIS Tx N1 Octet (2xE621)

Bit	Name	Description	Access	Default
15:8	TX_N1	N1 byte to be transmitted	RW	0x00
7:0	Reserved	Reserved	RO	0x00

Table 241. Reserved (2xE622)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved Factory test only.	RO	0x00
7:0	Reserved	Reserved Factory test only.	RO	0x00

Table 242. EWIS_TX_MSGLEN: E-WIS Tx Trace Message Length Control (2xE700)

Bit	Name	Description	Access	Default
15:4	Reserved	Reserved	RO	0
3:2	J0_TXLEN	Selects length of transmitted section trace message. 00: 16-byte trace length 01: 64-byte trace length 10: 1-byte trace length 11: 1-byte trace length	RW	0
1:0	J1_TXLEN	Selects length of transmitted path trace message. 00: 16-byte trace length 01: 64-byte trace length 10: 1-byte trace length 11: 1-byte trace length	RW	0

Table 243. EWIS_TXJ0: E-WIS Tx J0s 16-63 (2xE800-E817)

Bit	Name	Description	Access	Default
15:8	J0_TX64_ODD	Contains one octet of the transmitted Section Trace Message Octet 17 is in 2xE800, octet 19 is in 2xE801, and so on.	RW	0
7:0	J0_TX64_EVEN	Contains one octet of the transmitted Section Trace Message Octet 16 is in 2xE800, octet 18 is in 2xE801, and so on.	RW	0

Table 244. EWIS_RXJ0: E-WIS Rx J0s 16-63 (2xE900-E917)

Bit	Name	Description	Access	Default
15:8	J0_RX64_ODD	contains one octet of the received Section Trace Message Octet 17 is in 2xE900, octet 19 is in 2xE901, and so on.	RO	0

Table 244. EWIS_RXJ0: E-WIS Rx J0s 16-63 (2xE900-E917) (continued)

Bit	Name	Description	Access	Default
7:0	J0_RX64_EVEN	contains one octet of the received Section Trace Message Octet 16 is in 2xE900, octet 18 is in 2xE901, and so on.	RO	0

Table 245. EWIS_TXJ1: E-WIS Tx WIS J1s 16-63 (2xEA00-EA17)

Bit	Name	Description	Access	Default
15:8	J1_TX64_ODD	contains one octet of the transmitted Path Trace Message Octet 17 is in 2xEA00, octet 19 is in 2xEA01, and so on.	RW	0
7:0	J1_TX64_EVEN	contains one octet of the transmitted Path Trace Message Octet 16 is in 2xEA00, octet 18 is in 2xEA01, and so on.	RW	0

Table 246. EWIS_RXJ1: E-WIS Rx J1s 16-63 (2xEB00-EB17)

Bit	Name	Description	Access	Default
15:8	J1_RX64_ODD	contains one octet of the received Path Trace Message Octet 17 is in 2xEB00, octet 19 is in 2xEB01, and so on.	RO	0
7:0	J1_RX64_EVEN	contains one octet of the received Path Trace Message Octet 16 is in 2xEB00, octet 18 is in 2xEB01, and so on.	RO	0

Table 247. EWIS_RX_FRM_CTRL1: E-WIS Rx Framer Control 1 (2xEC00)

Bit	Name	Description	Access	Default
15	Reserved	Reserved	RO	0
14:10	HUNT_A1	The number of consecutive A1 octets the receive framer must find before it can exit the HUNT state. 0: Undefined 1-16: 1-16 17-31: Undefined	RW	0x04
9:5	PRESYNC_A1	The number of consecutive A1 octets in the presync pattern preceding the first A2 octet. 0: 1 1-16: 1-16 17-31: 16	RW	0x10

Table 247. EWIS_RX_FRM_CTRL1: E-WIS Rx Framer Control 1 (2xEC00)

Bit	Name	Description	Access	Default
4:0	PRESYNC_A2	The number of consecutive A2 octets in the presync pattern following the last A1 octet. 0: Only the four MSB of the first A2 byte are compared 1-16: 1-16 17-31: 16	RW	0x10

Table 248. EWIS_RX_FRM_CTRL2: E-WIS Rx Framer Control 2 (2xEC01)

Bit	Name	Description	Access	Default
15:13	Reserved	Reserved	RO	0
12:8	SYNC_PAT	Synchronization pattern to be used after the presync pattern has been detected. 0: Sync pattern is A1 plus 4 most significant bits of A2 1: Sync pattern is 2 A1s plus 1 A2 (A1A1A2) 2-16: Sync pattern is the number of consecutive A1s followed by the same number of A2s (I.e. the sync pattern is A1A1A2A2 when 2 is the setting) 17-31: Undefined	RW	0x02
7:4	SYNC_ENTRY_CNT	Number of consecutive frame boundaries to be detected after finding the presync pattern before the framer can enter the SYNC state. 0: 1 1-15: 1-15	RW	0x4
3:0	SYNC_EXIT_CNT	Number of consecutive frame boundary location errors tolerated/detected before exiting the SYNC state. 0: 1 1-15: 1-15	RW	0x4

Table 249. EWIS_LOF_CTRL1: E-WIS Loss of Frame Control 1 (2xEC02)

Bit	Name	Description	Access	Default
15:12	Reserved		RO	0
11:6	LOF_T1	Defines the number of frames periods (nominally 125 μ S) during which OOF must persist to trigger LOF. This is not a count of continuous frames. An integrating counter is used. 0x0: Undefined 0x1: 1 frame time (125 μ s) 0x2: 2 frame times (250 μ s) : 0x18: 24 frame times (3ms) 0x3F: 63 frame times (7.875ms)	RW	0x18

Table 249. EWIS_LOF_CTRL1: E-WIS Loss of Frame Control 1 (2xEC02)

Bit	Name	Description	Access	Default
5:0	LOF_T2	Defines the number of consecutive frame periods (nominally 125 μ S) during which OOF status must not be true in order to clear loss of frame set count (the counter associated with 2xEC02[11:6]). 0x0: Undefined 0x1: 1 frame time (125 μ s) 0x2: 2 frame times (250 μ s) : 0x18: 24 frame times (3ms) 0x3F: 63 frame times (7.875ms)	RW	0x18

Table 250. EWIS_LOF_CTRL2: E-WIS Loss of Frame Control 2 (2xEC03)

Bit	Name	Description	Access	Default
15:7	Reserved	Reserved	RO	0
6:1	LOF_T2	Defines number of consecutive frames (normally 125 μ S) for which the receive framer must be in its sync state in order to clear the LOF status 0x0: Undefined 0x1: 1 frame time (125 μ s) 0x2: 2 frame times (250 μ s) : 0x18: 24 frame times (3ms) 0x3F: 63 frame times (7.875ms)	RW	0x18
0	Reserved	Reserved	RO	0

Table 251. EWIS_RX_CTRL1: E-WIS Rx Control 1 (2xEC10)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved	RO	0
1	DSCR_ENA	Enable the WIS descrambler 0: Disable 1: Enable	RW	1
0	B3_CALC_MODE	Selects whether or not the fixed stuff bytes are included in the receive Path BIP error calculation 0: The fixed stuff bytes are excluded from the B3 calculation. 1: The fixed stuff bytes are included in the B3 calculation.	RW	1

Table 252. EWIS_RX_MSGLEN: E-WIS Rx Trace Message Length Control (2xEC20)

Bit	Name	Description	Access	Default
15:4	Reserved	Reserved	RO	0
3:2	J0_RX_LEN	Selects the expected length of the received Section trace message. 00: 16-byte trace length 01: 64-byte trace length 10: 1-byte trace length 11: 1-byte trace length	RW	0
1:0	J1_RX_LEN	Selects the length of the expected Path trace message. 00: 16-byte trace length 01: 64-byte trace length 10: 1-byte trace length 11: 1-byte trace length	RW	0

Table 253. EWIS_RX_ERR_FRC1: E-WIS Rx Error Force Control 1 (2xEC30)

Bit	Name	Description	Access	Default
15:13	Reserved		RO	0
12	FRC_LOPC	Force a Loss of Optical Carrier (LOPC) condition. The LOPC alarm state is asserted in 2xEE03.11 when this bit is set. The LOPC status in 1xA200 is not modified when this bit is set. 0: Normal operation 1: Force LOPC	RW	0
11	FRC_LOS	Force a Loss of Signal (LOS) condition in the WIS receive data path 0: Normal operation 1: Forced receive LOS	RW	0
10	FRC_OOF	Force the receive framer into the out-of-frame (OOF) state 0: Normal operation. 1: Force receive OOF	RW	0
9	Reserved		RO	0
8	RXLOF_ON_LOPC	Selects whether or not the LOPC input has any effect on alarm conditions detected by the device 0: A LOPC condition does not effect the state of the LOF or SEF status, nor the state of the receive path framer. 1: LOF and SEF are asserted and the receive path framer is put into its out-of-frame state during a LOPC condition.	RW	0

Table 253. EWIS_RX_ERR_FRC1: E-WIS Rx Error Force Control 1 (2xEC30)

Bit	Name	Description	Access	Default
7:4	APS_THRES	The number of consecutive frames required to qualify the setting and clearing of AIS-L and RDI-L flags received in the K1/K2 overhead bytes. 3-15: Threshold value All others: Reserved	RW	0101
3	FRC_RX_AISL	Force a Line Alarm Indication Signal (AIS-L) condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx AIS-L condition	RW	0
2	FRC_RX_RDIL	Force a Line Remote Defect Identifier (RDI-L) condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx RDI-L condition	RW	0
1	FRC_RX_AISP	Force a Path Alarm Indication Signal (AIS-P) condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx AIS-P condition	RW	0
0	FRC_RX_LOP	Force a Loss of Pointer (LOP) condition to the starting location of the frame's SPE (synchronous payload envelope) in the WIS receive data path 0: Normal operation 1: Device forced into Rx LOP condition	RW	0

Table 254. EWIS_RX_ERR_FRC2: E-WIS Rx Error Force Control 2 (2xEC31)

Bit	Name	Description	Access	Default
15	FRC_RX_UNEQP	Force a Unequipped Path (UNEQ-P) defect in the WIS receive data path 0: Normal operation 1: Device forced into Rx UNEQ-P condition	RW	0
14	FRC_RX_PLMP	Force a Payload Label Mismatch (PLM-P) defect in the WIS receive data path 0: Normal operation 1: Device forced into Rx PLM-P condition	RW	0
13	FRC_RX_RDIP	Force a far-end Path Remote Defect Identifier condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end RDI-P condition	RW	0
12	FRC_RX_FE_AISP	Force a far-end Path Alarm Indication Signal condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end AIS-P condition	RW	0
11	FRC_RX_FE_UNEQP	Force a far-end Unequipped Path defect in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end UNEQ-P condition	RW	0

Table 254. EWIS_RX_ERR_FRC2: E-WIS Rx Error Force Control 2 (2xEC31)

Bit	Name	Description	Access	Default
10	FRC_RX_FE_PLMP	Force a far-end Payload Label Mismatch defect in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end PLM-P condition	RW	0
9	FRC_RX_REIP	Force a Path Remote Error Indication (REI-P) condition in the WIS receive data path. The error is reflected in register 2xEF04.3. 0: Normal operation 1: Device forced into Rx REI-P condition	RW	0
8	FRC_RX_REIL	Force a Line Remote Error Indication (REI-L) condition in the WIS receive data path. The error is reflected in register 2xEF04.4. 0: Normal operation 1: Device forced into Rx REI-L condition	RW	0
7	FRC_RX_SEF	Force a Severely Errored Frame (SEF) condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx SEF condition	RW	0
6	FRC_RX_LOF	Force a Loss of Frame (LOF) condition in the WIS receive data path 0: Normal operation 1: Device forced into Rx LOF condition	RW	0
5	FRC_RX_B1	Force a PMTICK B1 BIP error condition (B1NZ) in the WIS receive data path 0: Normal operation 1: Device forced into PMTICK B1 BIP error condition	RW	0
4	FRC_RX_B2	Force a PMTICK B2 BIP error condition (B2NZ) in the WIS receive data path 0: Normal operation 1: Device forced into PMTICK B2 BIP error condition	RW	0
3	FRC_RX_B3	Force a PMTICK B3 BIP error condition (B3NZ) in the WIS receive data path 0: Normal operation 1: Device forced into PMTICK B3 BIP error condition	RW	0
2	FRC_LCDP	Force a Loss of Code-group Delineation (LCD-P) defect in the WIS receive data path 0: Normal operation 1: Device forced into Rx LCD-P condition	RW	0
1	FRC_REIL	Force a far-end line BIP error condition (far-end B2NZ) in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end line BIP error condition	RW	0
0	FRC_REIP	Force a far-end path BIP error condition (far-end B3NZ) in the WIS receive data path 0: Normal operation 1: Device forced into Rx far-end path BIP error condition	RW	0

Table 255. EWIS_MODE_CTRL: E-WIS Mode Control (2xEC40)

Bit	Name	Description	Access	Default
15	Reserved	Reserved	RO	0
14	PTR_MODE	Selects pointer type interpretation mode 0: SONET mode. All 192 H1 and H2 bytes are used to determine the pointer type. 1: SDH mode. Only the first 64 H1 and H2 bytes are used to determine the pointer type.	RW	0
13	PTR_RULES	Selects pointer increment/decrement rules. 0: Pointer increment/ decrement is declared when 8 of the 10 D/I bits in the H1 and H2 bytes match. 1: Pointer increment/ decrement is declared by majority rules.	RW	0
12	REI_MODE	Selects how REI is extracted from the M0/M1 bytes in the WIS receive data path. 0: SONET mode enabled. Uses M0 only. 1: SDH mode enabled. Uses M0 and M1.	RW	0
11	RX_SS_MODE	Determines whether the SS bits in the H1 byte are checked when processing the received H1/H2 pointer. 0: SS bits are ignored. 1: SS bits must match 2'b10 to be considered a valid H1 byte	RW	0
10:9	Reserved	Factory test only. Do not modify this bit group.	RW	00
8	RX_ERDI_MODE	Selects how ERDI-P/RDI-P is extracted from the G1 byte in the WIS received data 0: RDI-P is reported in bit 5. Bits 6 and 7 are unused. 1: ERDI is reported in bits 5-7.	RW	1
7:0	C2_EXP	Expected C2 receive octet. A PLM-P alarm is generated if this octet value is not received.	RW	0x1A

Table 256. Factory Test Register (2xEC41)

Bit	Name	Description	Access	Default
15:11	Reserved	Factory test only. Do not modify this bit group.	RO	0
10	Reserved	Factory test only. Do not modify this bit group.	RO	0
9	Reserved	Factory test only. Do not modify this bit group.	RO	0
8	Reserved	Factory test only. Do not modify this bit group.	RO	0
7	Reserved	Factory test only. Do not modify this bit group.	RO	0
6	Reserved	Factory test only. Do not modify this bit group.	RO	0
5	Reserved	Factory test only. Do not modify this bit group.	RO	0
4	Reserved	Factory test only. Do not modify this bit group.	RO	0
3	Reserved	Factory test only. Do not modify this bit group.	RO	0
2	Reserved	Factory test only. Do not modify this bit group.	RO	0
1:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 257. EWIS_PRBS31_ANA_CTRL: E-WIS PRBS31 Analyzer Control (2xEC50)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved	RO	0
1	PRBS31_FRC_ERR	Inject a single bit error into the WIS PRBS31 pattern checker. A single bit error will result in the error counter incrementing by 3 (1 error for each tap of the checker). 0: Normal operation. 1: Inject error	RW SC	0
0	PRBS31_FRC_SAT	Force the PRBS31 pattern error counter to a value of 65528. This can be useful for testing the saturating feature of the counter. Forcing the counter to 65528 with this bit has no affect on regisiter 2xEC51.1. 0: Normal operation 1: Force the PRBS31 error counter to a value of 65528.	RW SC	0

Table 258. EWIS_PRBS31_ANA_STAT: E-WIS PRBS31 Analyzer Status (2xEC51)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved	RO	0
1	PRBS31_ERR	Status bit indicating if the WIS PRBS31 error counter is non-zero. 0: Counter is zero 1: Counter is non-zero	RO	0
0	PRBS31_ANA_STATE	Indicates when the Rx WIS PRBS31 pattern checker is synchronized to the incoming data. 0: PRBS31 pattern checker is not synchronized to the data. PRBS31 error counter value is not valid. 1: PRBS31 pattern checker is synchronized to the data.	RO	0

Table 259. EWIS_PMTICK_CTRL: E-WIS Performance Monitor Control (2xEC60)

Bit	Name	Description	Access	Default
15:3	PMTICK_DUR	Sets the interval for updating the PMTICK error counters when the PMTICK_SRC bit is 1. The value represents the number of 125µS increments between PMTICK events. 0: Undefined 1: Undefined 2: 250 µS : 8: 1 mS 8000: 1 sec 8191: 1.024 sec	RW	0x1F40

Table 259. EWIS_PMTICK_CTRL: E-WIS Performance Monitor Control (2xEC60)

Bit	Name	Description	Access	Default
2	PMTICK_ENA	Enable the PMTICK counters to be updated on a PMTICK event. The source of the PMTICK event is determined by the PMTICK_SRC bit. 0: Disable 1: Enable	RW	0
1	PMTICK_SRC	Selects how the PMTICK counters are updated. The PMTICK counters are updated with the selected source only if the PMTICK enable bit is set. 0: PMTICK counters updated on a rising edge of the (GPIO) PMTICK pin 1: PMTICK counters updated when the PMTICK counter reaches its terminal count (PMTICK_DUR).	RW	1
0	PMTICK_FRC	Force the PMTICK counters to update, regardless of the PMTICK_ENA or PMTICK_SRC settings. 0: Normal operation 1: Forces PMTICK event	RW SC	0

Table 260. EWIS_CNT_CFG: E-WIS Counter Configuration (2xEC61)

Bit	Name	Description	Access	Default
15:12	Reserved	Reserved	RO	0
11	B1_BLK_MODE	Enable block mode (increment once for each errored frame) counting for the B1 BIP PMTICK counter. 0: Bit mode 1: Block mode	RW	0
10	B2_BLK_MODE	Enable block mode (increment once for each errored frame) counting for the B2 BIP PMTICK counter 0: Bit mode 1: Block mode	RW	0
9	B3_BLK_MODE	Enable block mode (increment once for each errored frame) counting for the B3 BIP PMTICK counter 0: Bit mode 1: Block mode	RW	0
8:6	Reserved	Reserved	RO	0
5	REIP_BLK_MODE	Enable block mode (increment once for each errored frame) counting for the REI-P (far-end B3 error count in the G1 byte) PMTICK counter 0: Bit mode 1: Block mode	RW	0
4	REIL_BLK_MODE	Enable block mode (increment once for each errored frame) counting for the REI-L (far-end B2 error count in the M0/M1 byte) PMTICK counter 0: Bit mode 1: Block mode	RW	0

Table 260. EWIS_CNT_CFG: E-WIS Counter Configuration (2xEC61) (continued)

Bit	Name	Description	Access	Default
3:0	Reserved		RO	0

Table 261. EWIS_CNT_STAT: E-WIS Counter Status (2xEC62)

Bit	Name	Description	Access	Default
15:3	Reserved	Reserved	RO	0
2	REIP_CNT_STAT	Status bit indicating if the REI-P (far-end B3) PMTICK counter is non-zero 0: Counter is zero 1: Counter is non-zero	RO	0
1	REIL_CNT_STAT	Status bit indicating if the REI-L (far-end B2) PMTICK counter is non-zero 0: Counter is zero 1: Counter is non-zero	RO	0
0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 262. EWIS_REIP_CNT1: E-WIS P-REI Counter 1 (MSW) (2xEC80)

Bit	Name	Description	Access	Default
15:0	REIP_ERR_CNT_MSW	PMTICK statistical error count of the far-end B3 errors (reported in the G1 byte). 16 MSB are in this register, 16 LSB are in the next register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 263. EWIS_REIP_CNT0: E-WIS P-REI Counter 0 (LSW) (2xEC81)

Bit	Name	Description	Access	Default
15:0	REIP_ERR_CNT_LSW	PMTICK statistical error count of the far-end B3 errors (reported in the G1 byte). 16 LSB are in this register, 16 MSB are in the previous register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 264. EWIS_REIL_CNT1: E-WIS L-REI Counter 1 (MSW) (2xEC90)

Bit	Name	Description	Access	Default
15:0	REIL_ERR_CNT_MSW	PMTICK statistical error count of the far-end B2 errors (reported in the M0/M1 bytes). 16 MSB are in this register, 16 LSB are in the next register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 265. EWIS_REIL_CNT0: E-WIS L-REI Counter 0 (LSW) (2xEC91)

Bit	Name	Description	Access	Default
15:0	REIL_ERR_CNT_LSW	PMTICK statistical error count of the far-end B2 errors (reported in the M0/M1 bytes). 16 LSB are in this register, 16 MSB are in the previous register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 266. B2 Rx debug (2xECA0)

Bit	Name	Description	Access	Default
15:7	Reserved		RO	0
6:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 267. EWIS_B1_ERR_CNT1: E-WIS S-BIP Error Counter 1 (MSW) (2xECB0)

Bit	Name	Description	Access	Default
15:0	B1_ERR_CNT_MSW	PMTICK statistical error count of the B1 BIP errors. 16 MSB are in this register, 16 LSB are in the next register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 268. EWIS_B1_ERR_CNT0: E-WIS S-BIP Error Counter 0 (LSW) (2xECB1)

Bit	Name	Description	Access	Default
15:0	B1_ERR_CNT_LSW	PMTICK statistical error count of the B1 BIP errors. 16 LSB are in this register, 16 MSB are in the previous register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 269. EWIS_B2_ERR_CNT1: E-WIS L-BIP Error Counter 1 (MSW) (2xECB2)

Bit	Name	Description	Access	Default
15:0	B2_ERR_CNT_MSW	PMTICK statistical error count of the B2 BIP errors. 16 MSB are in this register, 16 LSB are in the next register. The count is updated only on a PMTICK event. The counter saturates to all 1's.	RO	0

Table 270. EWIS_B2_ERR_CNT0: E-WIS L-BIP Error Counter 0 (LSW) (2xECB3)

Bit	Name	Description	Access	Default
15:0	B2_ERR_CNT_LSW	PMTICK statistical error count of the B2 BIP errors. 16 LSB are in this register, 16 MSB are in the previous register. The count is updated only on a PMTICK event. The counter saturates to all 1's.	RO	0

Table 271. EWIS_B3_ERR_CNT1: E-WIS P-BIP Error Counter 1 (MSW) (2xECB4)

Bit	Name	Description	Access	Default
15:0	B3_ERR_CNT_MSW	PMTICK statistical error count of the B3 BIP errors. 16 MSB are in this register, 16 LSB are in the next register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 272. EWIS_B3_ERR_CNT0: E-WIS P-BIP Error Counter 0 (LSW) (2xECB5)

Bit	Name	Description	Access	Default
15:0	B3_ERR_CNT_LSW	PMTICK statistical error count of the B3 BIP errors. 16 LSB are in this register, 16 MSB are in the previous register. The count is updated only on a PMTICK event. The counter saturates to all ones.	RO	0

Table 273. Framer Debug 1 (2xED00)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 274. Framer Debug 2 (2xED01)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 275. Framer Debug 3 (2xED02)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 276. Framer Debug 4 (2xED03)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 277. Framer Debug 5 (2xED04)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 278. RX SPE Debug Bus 1 (2xED05)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 279. RX SPE Debug Bus 1 (2xED06)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 280. RX SPE Debug Bus 2 (2xED07)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 281. RX SPE Debug Bus 2 (2xED08)

Bit	Name	Description	Access	Default
15:0		Factory test only.	RO	0

Table 282. EWIS_RXTX_CTRL: E-WIS Rx to Tx Control (2xEDFF)

Bit	Name	Description	Access	Default
15:7	Reserved	Reserved	RO	0
6	RXAISL_ON_LOPC	Select if a LOPC condition contributes to the Rx AIS-L alarm 0: A LOPC condition does not cause the AIS-L alarm to be set. 1: A LOPC condition will cause the AIS-L alarm to be set.	RW	0

Table 282. EWIS_RXTX_CTRL: E-WIS Rx to Tx Control (2xEDFF) (continued)

Bit	Name	Description	Access	Default
5	RXAISL_ON_LOS	Selects if a LOS condition contributes to the Rx AIS-L alarm 0: A LOS condition does not cause the AIS-L alarm to be set. 1: A LOS condition will cause the AIS-L alarm to be set.	RW	0
4	RXAISL_ON_LOF	Select if a LOF condition contributes to the Rx AIS-L alarm 0: A LOF condition does not cause the AIS-L alarm to be set. 1: A LOF condition will cause the AIS-L alarm to be set.	RW	0
3	TXRDIL_ON_LOPC	Select if a RDI-L is reported in the TX frame's K2 byte when a LOPC condition is detected. 0: RDI-L will not be reported when LOPC is detected. 1: RDI-L will be reported when LOPC is detected.	RW	0
2	TXRDIL_ON_LOS	Selects whether or not RDI-L is reported in the TX frame's K2 byte when a LOS condition is detected. 0: RDI-L will not be reported when LOS is detected. 1: RDI-L will be reported when LOS is detected.	RW	0
1	TXRDIL_ON_LOF	Selects whether or not RDI-L is reported in the TX frame's K2 byte when a LOF condition is detected. 0: RDI-L will not be reported when LOF is detected. 1: RDI-L will be reported when LOF is detected.	RW	0
0	TXRDIL_ON_AISL	Selects whether or not RDI-L is reported in the TX frame's K2 byte when a Rx AIS-L condition is detected. 0: RDI-L will not be reported when a Rx AIS-L condition is detected. 1: RDI-L will be reported when a Rx AIS-L condition is detected.	RW	0

Table 283. EWIS_INTR_PEND1: E-WIS Interrupt Pending 1 (2xEE00)

Bit	Name	Description	Access	Default
15:12	Reserved	Reserved	RO	0
11	SEF_PEND	Interrupt pending, SEF has changed state since this register was last read 0: SEF condition has not changed state 1: SEF condition has changed state	RO CR	0

Table 283. EWIS_INTR_PEND1: E-WIS Interrupt Pending 1 (2xEE00) (continued)

Bit	Name	Description	Access	Default
10	FEPLMP_LCDP_PEND	Interrupt pending, far-end path label mismatch (PLM-P) / Loss of Code-group Delineation(LCD-P) condition has changed state since this register was last read 0: PLM-P/LCD-P has not changed state 1: PLM-P/LCD-P condition has changed state	RO CR	0
9	FEAISP_LOPP_PEND	Interrupt pending, far-end path Alarm Indication Signal (AIS-P)/ Path Loss of Pointer (LOP) condition has changed state since this register was last read 0: Far-end AIS-P/LOP-P condition has not changed state 1: Far-end AIS-P/LOP-P condition has changed state	RO CR	0
8	Reserved	Reserved	RO	0
7	LOF_PEND	Interrupt pending, Loss of Frame (LOF) condition has changed state since this register was last read 0: LOF condition has not changed state 1: LOF condition has changed state	RO CR	0
6	LOS_PEND	Interrupt pending, Loss of Signal (LOS) condition has changed state since this register was last read. This bit does not assert if LOPC is active at the LOS changes state. 0: LOS condition has not changed state 1: LOS condition has changed state	RO CR	0
5	RDIL_PEND	Interrupt pending, Line Remote Defect Indication (RDI-L) has changed state since this register was last read. 0: RDI-L condition has not changed state 1: RDI-L condition has changed state	RO CR	0
4	AISL_PEND	Interrupt pending, Line Alarm Indication Signal (AIS-L) has changed state since this register was last read. This bit does not assert if LOPC, LOS, LOF or SEF are asserted at the time AIS-L changes state. 0: AIS-L condition has not changed state 1: AIS-L condition has changed state	RO CR	0
3	LCDP_PEND	Interrupt pending, Loss of Code-group Delineation (LCD-P) has changed state since this register was last read. This bit will not assert if AIS-L, AIS-P, UNEQ-P, or PLM-P are asserted at the time LCD-P changes state. 0: LCD-P condition has not changed state 1: LCD-P condition has changed state	RO CR	0
2	PLMP_PEND	Interrupt pending, Path Label Mismatch (PLM-P) has changed state since this register was last read. This bit will not assert if LOP-P or AIS-P are asserted at the time PLM-P changes state. 0: PLM-P condition has not changed state 1: PLM-P condition has changed state	RO CR	0

Table 283. EWIS_INTR_PEND1: E-WIS Interrupt Pending 1 (2xEE00) (continued)

Bit	Name	Description	Access	Default
1	AISP_PEND	Interrupt pending, Path Alarm Indication Signal (AIS-P) has changed state since this register was last read. This bit will not assert if LOPC, LOS, SEF, LOF, or AIS-L are asserted at the time AIS-P changes state. 0: AIS-P condition has not changed state 1: AIS-P condition has changed state	RO CR	0
0	LOPP_PEND	Interrupt pending, Path Loss of Pointer (LOP-P) has changed state since this register was last read 0: LOP-P condition has not changed state 1: LOP-P condition has changed state	RO CR	0

Table 284. EWIS_INTR_MASKA_1: E-WIS Interrupt Mask A 1 (2xEE01)

Bit	Name	Description	Access	Default
15:12	Reserved	Reserved	RO	0
11	SEF_MASKA	Enable propagation of SEF_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
10	FEPLMP_LCDP_MASKA	Enable propagation of FEPLMP_LCDP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
9	FEAISP_LOPP_MASKA	Enable propagation of FEAISP_LOPP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
8	Reserved	Reserved	RO	0
7	LOF_MASKA	Enable propagation of LOF_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
6	LOS_MASKA	Enable propagation of LOS_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
5	RDIL_MASKA	Enable propagation of RDIL_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
4	AISL_MASKA	Enable propagation of AISL_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
3	LCDP_MASKA	Enable propagation of LCDP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 284. EWIS_INTR_MASKA_1: E-WIS Interrupt Mask A 1 (2xEE01)

Bit	Name	Description	Access	Default
2	PLMP_MASKA	Enable propagation of PLMP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
1	AISP_MASKA	Enable propagation of AISP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
0	LOPP_MASKA	Enable propagation of LOPP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 285. EWIS_INTR_MASKB_1: E-WIS Interrupt Mask B 1 (2xEE02)

Bit	Name	Description	Access	Default
15:12	Reserved		RO	0
11	SEF_MASKB	Enable propagation of SEF_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
10	FEPLMP_LCDP_MASKB	Enable propagation of FEPLMP_LCDP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
9	FEAISP_LOPP_MASKB	Enable propagation of FEAISP_LOPP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
8	Reserved		RO	0
7	LOF_MASKB	Enable propagation of LOF_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
6	LOS_MASKB	Enable propagation of LOS_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
5	RDIL_MASKB	Enable propagation of RDIL_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
4	AISL_MASKB	Enable propagation of AISL_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
3	LCDP_MASKB	Enable propagation of LCDP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0

Table 285. EWIS_INTR_MASKB_1: E-WIS Interrupt Mask B 1 (2xEE02)

Bit	Name	Description	Access	Default
2	PLMP_MASKB	Enable propagation of PLMP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
1	AISP_MASKB	Enable propagation of AISP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
0	LOPP_MASKB	Enable propagation of LOPP_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0

Table 286. EWIS_INTR_STAT2: E-WIS Interrupt Status 2 (2xEE03)

Bit	Name	Description	Access	Default
15	MODULE_STAT	GPIO pin state being driven by optics module. 0: Module status pin is low. 1: Module status pin is high.	RO	0
14	Reserved		RO	0
13	TXLOL_STAT	PMA CMU Loss of Lock status 0: No PMA CMU lock error 1: PMA CMU lock error	RO	0
12	RXLOL_STAT	PMA CRU Loss of Lock status 0: No PMA CRU lock error 1: PMA CRU lock error	RO	0
11	LOPC_STAT	Loss of Optical Carrier (LOPC) status 0: The LOPC input pin is de-asserted 1: The LOPC input pin is asserted Status reported is function of LOPC polarity inversion register bit 1xA201.2.	RO	0
10	UNEQP_STAT	Unequipped Path (UNEQ-P) status 0: UNEQ-P is de-asserted 1: UNEQ-P is asserted	RO	0
9	FEUNEQP_STAT	Far-end Unequipped Path (UNEQ-P) status 0: Far-end UNEQ-P is de-asserted 1: Far-end UNEQ-P is asserted	RO	0
8	FERDIP_STAT	Far-end Path Remote Defect Identifier (RDI-P) status 0: Far-end RDI-P is de-asserted 1: Far-end RDI-P is asserted	RO	0
7	B1_NZ_STAT	PMTICK B1 BIP (B1_ERR_CNT) counter status 0: B1_ERR_CNT is zero 1: B1_ERR_CNT is non-zero	RO	0
6	B2_NZ_STAT	PMTICK B2 BIP (B2_ERR_CNT) counter status 0: B2_ERR_CNT is zero 1: B2_ERR_CNT is non-zero	RO	0
5	B3_NZ_STAT	PMTICK B3 BIP (B3_ERR_CNT) counter status 0: B3_ERR_CNT is zero 1: B3_ERR_CNT is non-zero	RO	0

Table 286. EWIS_INTR_STAT2: E-WIS Interrupt Status 2 (2xEE03) (continued)

Bit	Name	Description	Access	Default
4	REIL_STAT	Line Remote Error Indication (REI-L) value status 0: The REI-L value in the last received frame reported no errors 1: The REI-L value in the last received frame reported errors	RO	0
3	REIP_STAT	Path Remote Error Indication (REI-P) value status 0: The REI-P value in the last received frame reported no errors 1: The REI-P value in the last received frame reported errors	RO	0
2	REIL_NZ_STAT	PMTICK REI-L (REIL_ERR_CNT) counter status 0: REIL_ERR_CNT is zero 1: REIL_ERR_CNT is non-zero	RO	0
1	REIP_NZ_STAT	PMTICK REI-P (REIP_ERR_CNT) counter status 0: REIP_ERR_CNT is zero 1: REIP_ERR_CNT is non-zero	RO	0
0	HIGH_BER_STAT	PCS high bit error rate (BER) status. 0: No high BER. 1: The PCS block indicates a high bit error rate.	RO	0

Table 287. EWIS_INTR_PEND2: E-WIS Interrupt Pending 2 (2xEE04)

Bit	Name	Description	Access	Default
15	MODULE_PEND	Interrupt pending, Module status input pin state (MODULE_STAT) has changed state since this register was last read. 0: MODULE_STAT has not changed state 1: MODULE_STAT has changed state	RO CR	0
14	PMTICK_PEND	Interrupt pending, a PMTICK event (regardless of the source) has occurred since this register was last read. 0: A PMTICK event has not occurred 1: A PMTICK event occurred	RO CR	0
13	TXLOL_PEND	Interrupt pending, PMA CMU lock signal (TXLOL_STAT) has changed state since this register was last read. 0: TXLOL_STAT has not changed state 1: TXLOL_STAT has changed state	RO CR	0
12	RXLOL_PEND	Interrupt pending, PMA CRU lock signal (RXLOL_STAT) has changed state since this register was last read. 0: RXLOL_STAT has not changed state 1: RXLOL_STAT has changed state	RO CR	0
11	LOPC_PEND	Interrupt pending, Loss of Optical Carrier (LOPC) input pin (LOPC_STAT) has changed state since this register was last read. 0: LOPC_STAT has not changed state 1: LOPC_STAT has changed state	RO CR	0

Table 287. EWIS_INTR_PEND2: E-WIS Interrupt Pending 2 (2xEE04) (continued)

Bit	Name	Description	Access	Default
10	UNEQP_PEND	Interrupt pending, Unequipped Path (UNEQP_STAT) has changed state since this register was last read. This bit does not assert if LOP-P or AIS-P are asserted at the time UNEQ-P changes state. 0: UNEQP_STAT has not changed state 1: UNEQP_STAT has changed state	RO CR	0
9	FEUNEQP_PEND	Interrupt pending, Far-end Unequipped Path (FEUNEQP_STAT) has changed state since this register was last read 0: FEUNEQP_STAT has not changed state 1: FEUNEQP_STAT has changed state	RO CR	0
8	FERDIP_PEND	Interrupt pending, Far-end Path Remote Defect Identifier (FERDIP_STAT) has changed state since this register was last read 0: FERDIP_STAT has not changed state 1: FERDIP_STAT has changed state	RO CR	0
7	B1_NZ_PEND	Interrupt pending, PMTICK B1 error counter (B1_ERR_CNT) has changed from zero to a non-zero value since this register was last read. This bit will not assert if LOS or LOF are asserted at the time B1_NZ_STAT changes state. 0: B1_NZ_STAT has not changed from a 0 to 1 state 1: B1_NZ_STAT has changed from a 0 to 1 state	RO CR	0
6	B2_NZ_PEND	Interrupt pending, PMTICK B2 error counter (B2_ERR_CNT) has changed from zero to a non-zero value since this register was last read. This bit will not assert if AIS-L is asserted at the time B2_NZ_STAT changes state. 0: B2_NZ_STAT has not changed from a 0 to 1 state 1: B2_NZ_STAT has changed from a 0 to 1 state	RO CR	0
5	B3_NZ_PEND	Interrupt pending, PMTICK B3 error counter (B3_ERR_CNT) has changed from zero to a non-zero value since this register was last read. This bit will not assert if LOP-P or AIS-P are asserted at the time B3_NZ_STAT changes state. 0: B3_NZ_STAT has not changed from a 0 to 1 state 1: B3_NZ_STAT has changed from a 0 to 1 state	RO CR	0
4	REIL_PEND	Interrupt pending, REI-L received a non-zero value since this register was last read. 0: REI-L has not received a non-zero value 1: REI-L has received a non-zero value	RO CR	0
3	REIP_PEND	Interrupt pending, REI-P received a non-zero value since this register was last read. 0: REI-P has not received a non-zero value 1: REI-P has received a non-zero value	RO CR	0

Table 287. EWIS_INTR_PEND2: E-WIS Interrupt Pending 2 (2xEE04) (continued)

Bit	Name	Description	Access	Default
2	REIL_NZ_PEND	Interrupt pending, PMTICK far-end B2 error counter (REIL_ERR_CNT) has changed from a zero to a non-zero value since this register was read. 0: REIL_NZ_STAT has not changed from a 0 to 1 state 1: REIL_NZ_STAT has changed from a 0 to 1 state	RO CR	0
1	REIP_NZ_PEND	Interrupt pending, PMTICK far-end B3 error counter (REIP_ERR_CNT) has changed from a zero to a non-zero value since this register was read. 0: REIP_NZ_STAT has changed from a 0 to 1 state 1: REIP_NZ_STAT has changed from a 0 to 1 state	RO CR	0
0	HIGH_BER_PEND	Interrupt pending, PCS high bit error rate (BER) condition has changed state since this register was read. 0: No change in PCS high BER condition. 1: PCS high BER condition has changed state.	RO CR	0

Table 288. EWIS_INTR_MASKA_2: E-WIS Interrupt Mask A 2 (2xEE05)

Bit	Name	Description	Access	Default
15	MODULE_STAT_MASKA	Enable propagation of MODULE_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
14	PMTICK_MASKA	Enable propagation of PMTICK_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
13	TXLOL_MASKA	Enable propagation of TXLOL_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
12	RXLOL_MASKA	Enable propagation of RXLOL_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
11	LOPC_MASKA	Enable propagation of LOPC_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
10	UNEQP_MASKA	Enable propagation of UNEQP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 288. EWIS_INTR_MASKA_2: E-WIS Interrupt Mask A 2 (2xEE05)

Bit	Name	Description	Access	Default
9	FEUNEOP_MASKA	Enable propagation of FEUNEOP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
8	FERDIP_MASKA	Enable propagation of FERDIP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
7	B1_NZ_MASKA	Enable propagation of B1_NZ_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
6	B2_NZ_MASKA	Enable propagation of B2_NZ_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
5	B3_NZ_MASKA	Enable propagation of B3_NZ_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
4	REIL_MASKA	Enable propagation of REIL_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
3	REIP_MASKA	Enable propagation of REIP_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
2	REIL_NZ_MASKA	Enable propagation of REIL_NZ_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
1	REIP_NZ_MASKA	Enable propagation of REIP_NZ_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
0	HIGH_BER_MASKA	Enable propagation of HIGH_BER_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 289. EWIS_INTR_MASKB_2: E-WIS Interrupt Mask B 2 (2xEE06)

Bit	Name	Description	Access	Default
15	MODULE_STAT_MASKB	Enable propagation of MODULE_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0

Table 289. EWIS_INTR_MASKB_2: E-WIS Interrupt Mask B 2 (2xEE06)

Bit	Name	Description	Access	Default
14	PMTICK_MASKB	Enable propagation of PMTICK_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
13	TXLOL_MASKB	Enable propagation of TXLOL_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
12	RXLOL_MASKB	Enable propagation of RXLOL_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
11	LOPC_MASKB	Enable propagation of LOPC_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
10	UNEQP_MASKB	Enable propagation of UNEQP_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
9	FEUNEQP_MASKB	Enable propagation of FEUNEQP_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
8	FERDIP_MASKB	Enable propagation of FERDIP_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
7	B1_NZ_MASKB	Enable propagation of B1_NZ_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
6	B2_NZ_MASKB	Enable propagation of B2_NZ_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
5	B3_NZ_MASKB	Enable propagation of B3_NZ_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
4	REIL_MASKB	Enable propagation of REIL_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
3	REIP_MASKB	Enable propagation of REIP_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
2	REIL_NZ_MASKB	Enable propagation of REIL_NZ_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0

Table 289. EWIS_INTR_MASKB_2: E-WIS Interrupt Mask B 2 (2xEE06)

Bit	Name	Description	Access	Default
1	REIP_NZ_MASKB	Enable propagation of REIP_NZ_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0
0	HIGH_BER_MASKB	Enable propagation of HIGH_BER_PEND to the WIS_INTB pin 0: Disable 1: Enable	RW	0

Table 290. WIS_FAULT_MASK (2xEE07)

Bit	Name	Description	Access	Default
15:11	Reserved		RW	00111
10	WIS_FAULT_ON_FEPLMP	Selects if the far-end PLM-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	0
9	WIS_FAULT_ON_FEAISP	Selects if the far-end AIS-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	0
8	WIS_FAULT_ON_RDIL	Selects if the RDI-L condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	0
7	WIS_FAULT_ON_SEF	Selects if the SEF condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
6	WIS_FAULT_ON_LOF	Selects if the LOF condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
5	WIS_FAULT_ON_LOS	Selects if the LOS condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
4	WIS_FAULT_ON_AISL	Selects if the AIS-L condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
3	WIS_FAULT_ON_LCDP	Selects if the LCD-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
2	WIS_FAULT_ON_PLMP	Selects if the PLM-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1

Table 290. WIS_FAULT_MASK (2xEE07) (continued)

Bit	Name	Description	Access	Default
1	WIS_FAULT_ON_AISP	Selects if the AIS-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1
0	WIS_FAULT_ON_LOPP	Selects if the LOP-P condition triggers the WIS fault alarm (2x0001.7). 0: No trigger 1: Triggers WIS_FAULT	RW	1

Table 291. EWIS_INTR_PEND2: E-WIS Interrupt Pending 3 (2xEE08)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	REIP_THRESH_PEND	Interrupt pending, REIP_THRESH_ERR has been asserted since this register was last read. 0: A counter threshold error has not occurred 1: A counter threshold error occurred	RO CR	0
3	REIL_THRESH_PEND	Interrupt pending, REIL_THRESH_ERR has been asserted since this register was last read. 0: A counter threshold error has not occurred 1: A counter threshold error occurred	RO CR	0
2	B1_THRESH_PEND	Interrupt pending, B1_THRESH_ERR has been asserted since this register was last read. 0: A counter threshold error has not occurred 1: A counter threshold error occurred	RO CR	0
1	B2_THRESH_PEND	Interrupt pending, B2_THRESH_ERR has been asserted since this register was last read. 0: A counter threshold error has not occurred 1: A counter threshold error occurred	RO CR	0
0	B3_THRESH_PEND	Interrupt pending, B3_THRESH_ERR has been asserted since this register was last read. 0: A counter threshold error has not occurred 1: A counter threshold error occurred	RO CR	0

Table 292. EWIS_INTR_MASKA_3: E-WIS Interrupt Mask A 3 (2xEE09)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	REIP_THRESH_MASKA	Enable propagation of REIP_THRESH_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
3	REIL_THRESH_MASKA	Enable propagation of REIL_THRESH_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 292. EWIS_INTR_MASKA_3: E-WIS Interrupt Mask A 3 (2xEE09)

Bit	Name	Description	Access	Default
2	B1_THRESH_MASKA	Enable propagation of B1_THRESH_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
1	B2_THRESH_MASKA	Enable propagation of B2_THRESH_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0
0	B3_THRESH_MASKA	Enable propagation of B3_THRESH_PEND to the WIS_INTA (GPIO) pin 0: Disable 1: Enable	RW	0

Table 293. EWIS_INTR_MASKB_3: E-WIS Interrupt Mask B 3 (2xEE0A)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	REIP_THRESH_MASKB	Enable propagation of REIP_THRESH_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
3	REIL_THRESH_MASKB	Enable propagation of REIL_THRESH_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
2	B1_THRESH_MASKB	Enable propagation of B1_THRESH_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
1	B2_THRESH_MASKB	Enable propagation of B2_THRESH_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0
0	B3_THRESH_MASKB	Enable propagation of B3_THRESH_PEND to the WIS_INTB (GPIO) pin 0: Disable 1: Enable	RW	0

Table 294. Threshold Error Status (2xEE0B)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0

Table 294. Threshold Error Status (2xEE0B) (continued)

Bit	Name	Description	Access	Default
4	REIP_THRESH_ERR	Indicates when the REI-P PMTICK counter exceeds the threshold level defined in REIP_THRESH_ERR. The threshold is compared to an internal error accumulator, not the value captured and stored in REIP_ERR_CNT. 0: Counter does not exceed threshold level. 1: Counter exceeds threshold level.	RO	0
3	REIL_THRESH_ERR	Indicates when the REI-L PMTICK counter exceeds the threshold level defined in REIL_THRESH_ERR. The threshold is compared to an internal error accumulator, not the value captured and stored in REIL_ERR_CNT. 0: Counter does not exceed threshold level. 1: Counter exceeds threshold level.	RO	0
2	B1_THRESH_ERR	Indicates when the B2 PMTICK counter exceeds the threshold level defined in B2_THRESH_ERR. The threshold is compared to an internal error accumulator, not the value captured and stored in B2_ERR_CNT. 0: Counter does not exceed threshold level. 1: Counter exceeds threshold level.	RO	0
1	B2_THRESH_ERR	Indicates when the B1 PMTICK counter exceeds the threshold level defined in B1_THRESH_ERR. The threshold is compared to an internal error accumulator, not the value captured and stored in B1_ERR_CNT. 0: Counter does not exceed threshold level. 1: Counter exceeds threshold level.	RO	0
0	B3_THRESH_ERR	Indicates when the B3 PMTICK counter exceeds the threshold level defined in B3_THRESH_ERR. The threshold is compared to an internal error accumulator, not the value captured and stored in B3_ERR_CNT. 0: Counter does not exceed threshold level. 1: Counter exceeds threshold level.	RO	0

Table 295. WIS REI-P Threshold Level 1 (2xEE10)

Bit	Name	Description	Access	Default
15:0	REIP_THRESH_LVL_MSW	REIP_THRESH_ERR is asserted when the REI-P PMTICK error counter is greater than the REI-P threshold level defined by this register and the next register.	RW	0xFFFF

Table 296. WIS REI-P Threshold Level 2 (2xEE11)

Bit	Name	Description	Access	Default
15:0	REIP_THRESH_LVL_LSW	REIP_THRESH_ERR is asserted when the REI-P PMTICK error counter is greater than the REI-P threshold level defined by this register and the previous register.	RW	0xFFFF

Table 297. WIS REI-L Threshold Level 1 (2xEE12)

Bit	Name	Description	Access	Default
15:0	REIL_THRESH_LVL_MSW	REIL_THRESH_ERR is asserted when the REI-L PMTICK error counter is greater than the REI-L threshold level defined by this register and the next register.	RW	0xFFFF

Table 298. WIS REI-L Threshold Level 2 (2xEE13)

Bit	Name	Description	Access	Default
15:0	REIL_THRESH_LVL_LSW	REIL_THRESH_ERR is asserted when the REI-L PMTICK error counter is greater than the REI-L threshold level defined by this register and the previous register.	RW	0xFFFF

Table 299. WIS B1 Threshold Level 1 (2xEE14)

Bit	Name	Description	Access	Default
15:0	B1_THRESH_LVL_MSW	B1_THRESH_ERR is asserted when the B1 PMTICK error counter is greater than the B1 threshold level defined by this register and the next register.	RW	0xFFFF

Table 300. WIS B1 Threshold Level 2 (2xEE15)

Bit	Name	Description	Access	Default
15:0	B1_THRESH_LVL_LSW	B1_THRESH_ERR is asserted when the B1 PMTICK error counter is greater than the B1 threshold level defined by this register and the previous register.	RW	0xFFFF

Table 301. WIS B2 Threshold Level 1 (2xEE16)

Bit	Name	Description	Access	Default
15:0	B2_THRESH_LVL_MSW	B2_THRESH_ERR is asserted when the B2 PMTICK error counter is greater than the B2 threshold level defined by this register and the next register.	RW	0xFFFF

Table 302. WIS B2 Threshold Level 2 (2xEE17)

Bit	Name	Description	Access	Default
15:0	B2_THRESH_LVL_LSW	B2_THRESH_ERR is asserted when the B2 PMTICK error counter is greater than the B2 threshold level defined by this register and the previous register.	RW	0xFFFF

Table 303. WIS B3 Threshold Level 1 (2xEE18)

Bit	Name	Description	Access	Default
15:0	B3_THRESH_LVL_MSW	B3_THRESH_ERR is asserted when the B3 PMTICK error counter is greater than the B3 threshold level defined by this register and the next register.	RW	0xFFFF

Table 304. WIS B3 Threshold Level 2 (2xEE19)

Bit	Name	Description	Access	Default
15:0	B3_THRESH_LVL_LSW	B3_THRESH_ERR is asserted when the B3 PMTICK error counter is greater than the B3 threshold level defined by this register and the previous register.	RW	0xFFFF

Table 305. Factory Test Registers (2xEF00 to 2xEF15)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 306. PCS_CTRL1: PCS Control 1 (3x0000)

Bit	Name	Description	Access	Default
15	SOFT_RST	Reset all MMDs. 0: Normal operation. 1: Resets the entire channel.	RW SC	0

Table 306. PCS_CTRL1: PCS Control 1 (3x0000) (continued)

Bit	Name	Description	Access	Default
14	PCS System loopback. See Loopback G.	0: Disable PCS loopback mode 1: Enable PCS loopback mode XFI outputs 00FF.	RW	0
13	Speed selection	0: Unspecified 1: Operation at 10 Gbps and above	RO	1
12	Reserved	Value always 0, writes ignored.	RO	0
11	LOW_PWR_PCS	0: Normal Operation. The internal TXEN signal will not be set to 0 due to the Low Power register bit. 1: Low Power Mode. Power dissipated in the core datapath, XAUI interface and PMA interface is reduced. The appropriate PMA connected to this channel is powered down when this bit is set. The PMA connected to this channel is a function of the datapath failover crosspoint control in global registers 30x0003.1 and 30x003.0. The internal TXEN signal will be 0. The TXEN signal can be routed out a GPIO pin to shut off the optics module's TX driver if that is desirable. TXEN-inverted can also be transmitted from a GPIO pin.	RW	0
10:7	Reserved	Value always 0, writes ignored.	RO	0
6	Speed selection	0: Unspecified 1: Operation at 10 Gbps and above	RO	1
5:2	Speed selection		RO	0000
1:0	Reserved	Value always 0, writes ignored.	RO	0

Table 307. PCS Status 1 (3x0001)

Bit	Name	Description	Access	Default
15:8	Reserved	Ignore when read.	RO	0
7	Fault	0: Fault condition not detected. (PCS receive local fault (3x0008.10) = 0) AND (PCS transmit local fault (3x0008.11) = 0) 1: Fault condition detected. (PCS receive local fault (3x0008.10) = 1) OR (PCS transmit local fault (3x0008.11) = 1)	RO	0
6:3	Reserved	Ignore when read.	RO	0
2	PCS receive link status	0: PCS received link down. BLOCK_LOCK=0 OR HIGH_BER=1 pin low 1: PCS receive link up. BLOCK_LOCK=1 AND HI_BER=0.	RO/LL	1
1	Low power ability	0: PCS does not support low power mode 1: PCS supports low power mode	RO	1
0	Reserved	Ignore when read.	RO	0

Table 308. PCS Device Identifier 1 (3x0002)

Bit	Name	Description	Access	Default
15:0	DEV_ID_LSW	Upper 16 bits of a 32-bit unique PCS device identifier. Bits 3-18 of the device manufacturer's OUI.	RO	0x0007

Table 309. PCS Device Identifier 2 (3x0003)

Bit	Name	Description	Access	Default
15:0	DEV_ID_MSW	Lower 16 bits of a 32-bit unique PCS device identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number.	RO	0x0400

Table 310. PCS speed ability register bit definitions (3x0004)

Bit	Name	Description	Access	Default
15:1	Reserved for Future speeds		RO	0
0	Rate_Ability	PCS rate capability 0: Not capable of 10 Gbps 1: Capable of 10 Gbps	RO	1

Table 311. PCS devices in package (3x0005)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0000000000
5	DTE XS present	Indicates whether DTE XS is present in the package. 0: Not present. 1: Present.	RO	0
4	PHY XS present	Indicates whether PHY XS is present in the package 0: Not present. 1: Present.	RO	1
3	PCS present	Indicates whether PCS is present in the package 0: Not present. 1: Present.	RO	1
2	WIS present	Indicates whether WIS is present in the package 0: Not present. 1: Present.	RO	1
1	PMD/PCS present	Indicates whether PMD/PCS is present in the package 0: Not present. 1: Present.	RO	1

Table 311. PCS devices in package (3x0005) (continued)

Bit	Name	Description	Access	Default
0	Clause 22 registers present	Indicates whether clause 22 registers are present in the package 0: Not present. 1: Present.	RO	0

Table 312. PCS devices in package (3x0006)

Bit	Name	Description	Access	Default
15	Vendor specific device 2 present	Vendor specific device 2 present 0: Not present 1: Present	RO	0
14	Vendor specific device 1 present	Vendor specific device 1 present 0: Not present 1: Present	RO	0
13:0	Reserved		RO	0

Table 313. PCS Control 2 Register (3x0007)

Bit	Name	Description	Access	Default
15:2	Reserved		RO	0
1:0	Select WAN mode or 10GBASE-R	Indicates the PCS type selected 11: Reserved 10: 10GBASE-W PCS 01: Reserved 00: 10GBASE-R PCS	RW	0

Table 314. PCS Status 2 Register (3x0008)

Bit	Name	Description	Access	Default
15:14	Device present	Reflects the presence of a MMD responding at this address 00: No device responding at this address 01: No device responding at this address 10: Device responding at this address 11: No device responding at this address	RO	10
13:12	Reserved		RO	00
11	Transmit fault	Indicates a fault condition on the transmit path 0: No faults asserted 1: Fault asserted	RO/LH	0
10	Receive fault	Indicates a fault condition on the receive path 0: No faults asserted 1: Fault asserted	RO/LH	0
9:3	Reserved		RO	0

Table 314. PCS Status 2 Register (3x0008) (continued)

Bit	Name	Description	Access	Default
2	10GBASE-W ability	Device capability to support 10GBASE-W 0: Not capable 1: Capable	RO	1
1	10GBASE-X ability	Device capability to support 10GBASE-X 0: Not capable 1: Capable	RO	0
0	10GBASE-R ability	Device capability to support 10GBASE-R 0: Not capable 1: Capable	RO	1

Table 315. PCS package identifier (3x000E)

Bit	Name	Description	Access	Default
15:0	PKG_ID_MSW	Upper 16 bits of a 32-bit unique PCS package identifier. Bits 3-18 of the device manufacturer's OUI.	RO	0

Table 316. PCS package identifier (3x000F)

Bit	Name	Description	Access	Default
15:0	PKG_ID_LSW	Lower 16 bits of a 32-bit unique PCS package identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number.	RO	0

Table 317. 10Gbase-X Status (3x0018)

Bit	Name	Description	Access	Default
15:0	BASE_X_STAT	This device does not implement 10GBASE-X	RO	0

Table 318. 10Gbase-X Control (3x0019)

Bit	Name	Description	Access	Default
15:0	BASE_X_CTRL	This device does not implement 10GBASE-X	RO	0

Table 319. 10GBASE-R PCS status 1 (3x0020)

Bit	Name	Description	Access	Default
15:13	Reserved		RO	0

Table 319. 10GBASE-R PCS status 1 (3x0020) (continued)

Bit	Name	Description	Access	Default
12	10GBASE-R receive lock status	0: 10GBASE-R PCS receive link down BLOCK_LOCK (3x0020.0) = 0 OR BER_HI (3x0020.1) = 1 1: 10GBASE-R PCS receive link up BLOCK_LOCK (3x0020.0) = 1 AND BER_HI (3x0020.1) = 0	RO	0
11:3	Reserved		RO	0
2	PRBS31 pattern testing ability	0: PCS does not support PRBS31 pattern testing 1: PCS is able to support PRBS31 pattern testing	RO	1
1	10GBASE-R PCS high BER	0: 10GBASE-R PCS not reporting a high BER. 1: 10GBASE-R PCS reporting a high BER.	RO	0
0	10GBASE-R PCS block lock	0: 10GBASE-R PCS is not locked to receive blocks. 1: 10GBASE-R PCS is locked to receive blocks.	RO	0

Table 320. 10GBASE-R PCS status 2 (3x0021)

Bit	Name	Description	Access	Default
15	Latched block lock	0: 10GBASE-R PCS does not have block lock 1: 10GBASE-R PCS has block lock	RO/LL	1
14	Latched high BER	0: 10GBASE-R PCS has not reported a high BER 1: 10GBASE-R PCS has reported a high BER	RO/LH	0
13:8	BER	Nonrollover counter, cleared on read.	RO CR	0
7:0	Errored blocks	Nonrollover errored blocks counter, cleared on read.	RO CR	0

Table 321. 10GBASE-R PCS test pattern seed A 3 (3x0022)

Bit	Name	Description	Access	Default
15:0	Test pattern seed A bits 0-15	Bits 15:0 of the 58-bit seed A test pattern. Used during PCS pseudo-random test.	RW	0

Table 322. 10GBASE-R PCS test pattern seed A 2 (3x0023)

Bit	Name	Description	Access	Default
15:0	Test pattern seed A bits 16-31	Bits 31:16 of the 58-bit seed A test pattern. Used during PCS pseudo-random test.	RW	0

Table 323. 10GBASE-R PCS test pattern seed A 2 (3x0024)

Bit	Name	Description	Access	Default
15:0	Test pattern seed A bits 32-47	Bits 47:32 of the 58-bit seed A test pattern. Used during PCS pseudo-random test.	RW	0

Table 324. 10GBASE-R PCS test pattern seed A 2 (3x0025)

Bit	Name	Description	Access	Default
15:10	Reserved		RO	0
9:0	Test pattern seed A bits 48-57	Bits 57:48 of the 58-bit seed A test pattern. Used during PCS pseudo-random test.	RW	0

Table 325. 10GBASE-R PCS test pattern seed B 3 (3x0026)

Bit	Name	Description	Access	Default
15:0	Test pattern seed B bits 0-15	Bits 15:0 of the 58-bit seed B test pattern. Used during PCS pseudo-random test.	RW	0

Table 326. 10GBASE-R PCS test pattern seed B 2 (3x0027)

Bit	Name	Description	Access	Default
15:0	Test pattern seed B bits 16-31	Bits 31:16 of the 58-bit seed B test pattern. Used during PCS pseudo-random test.	RW	0

Table 327. 10GBASE-R PCS test pattern seed B 2 (3x0028)

Bit	Name	Description	Access	Default
15:0	Test pattern seed B bits 32-47	Bits 47:32 of the 58-bit seed B test pattern. Used during PCS pseudo-random test.	RW	0

Table 328. 10GBASE-R PCS test pattern seed B 2 (3x0029)

Bit	Name	Description	Access	Default
15:10	Reserved		RO	0
9:0	Test pattern seed B bits 48-57	Bits 57:48 of the 58-bit seed B test pattern. Used during PCS pseudo-random test.	RW	0

Table 329. 10GBASE-R PCS test-pattern control (3x002A)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0
5	PRBS31 Rreceive test pattern enable	Enables PRBS31 test pattern analysis 0: Disable 1: Enable	RW	0
4	PRBS31 transmit test pattern enable	Enables PRBS31 test pattern generation 0: Disable 1: Enable	RW	0
3	Transmit test pattern enable	Enables PCS test pattern generator 0: Disable 1: Enable	RW	0
2	Receive test pattern enable	Enables PCS test pattern analyzer 0: Disable 1: Enable	RW	0
1	Test pattern select	Selects which test pattern to be used during the PCS_TSTPAT_GEN/ANA 0: Pseudo-Random 1: Square Wave (generation only)	RW	0
0	Data pattern select	Data to be sent during the pseudo-random pattern test after the loading of seed A or seed B 0: 64-bit encoding for 2 local fault ordered sets 1: 64 zeros	RW	0

Table 330. 10GBASE-R PCS test-pattern counter (3x002B)

Bit	Name	Description	Access	Default
15:0	Test error counter	If customer reads 3x002B, or both 3x8007 and 3x8008, md_testerr_clr will go high. If customer reads only 3x8007 or 3x8008, it will stop update another register until both are read.	RO CR	0

Table 331. Vendor Specific USR Test (3x8000)

Bit	Name	Description	Access	Default
15:0	User-defined data pattern [15:0]	Bits 15:0 of the 64-bit user pattern to be sent instead of local fault ordered sets during pseudo-random testing. Active when 3x8005.0 is asserted.	RW	0

Table 332. Vendor Specific USR Test (3x8001)

Bit	Name	Description	Access	Default
15:0	User-defined data pattern [31:16]	Bits 31:16 of the 64-bit user pattern to be sent instead of local fault ordered sets during pseudo-random testing. Active when 3x8005.0 is asserted.	RW	0

Table 333. Vendor Specific USR Test (3x8002)

Bit	Name	Description	Access	Default
15:0	User-defined data pattern [47:32]	Bits 47:22 of the 64-bit user pattern to be sent instead of local fault ordered sets during pseudo-random testing. Active when 3x8005.0 is asserted.	RW	0

Table 334. Vendor Specific USR Test (3x8003)

Bit	Name	Description	Access	Default
15:0	User-defined data pattern [63:48]	Bits 63:48 of the 64-bit user pattern to be sent instead of local fault ordered sets during pseudo-random testing. Active when 3x8005.0 is asserted.	RW	0

Table 335. Square Wave Pulse Width (3x8004)

Bit	Name	Description	Access	Default
15:4	Reserved		RO	0
3:0	Square wave pulse width	Pulse width of the generated square wave test pattern. This is the number of consecutive low bit times and the number of consecutive high bit times. Only values of 4 through 11 bits are valid.	RW	0000

Table 336. Vendor Specific PCS Control (3x8005)

Bit	Name	Description	Access	Default
15:12	Reserved		RO	0
11	TX AN select	0: Select normal PCS path in TX PCS 1: Select AN path in TX PCS	RW	0
10	Disable Rx pathdescrambler	Disable Rx block descrambler 0: Enable 1: Disable	RW	0

Table 336. Vendor Specific PCS Control (3x8005) (continued)

Bit	Name	Description	Access	Default
9	Disable Tx path scrambler	Disable Tx block scrambler 0: Enable 1: Disable	RW	0
8	TX PCS data source selection	0: Data from XGXS 1: Data from PCS BIST generator	RW	0
7	RX PCS data output selection	0: Data from RX PCS 1: Data from PCS BIST generator	RW	0
6	Reserved		RO	0
5	Disable RX block sequence check	0: Blocks errors are generated when an invalid block sequence is encountered in the Rx path 1: Blocks errors are not generated when an invalid block sequence is encountered in the Rx path	RW	0
4	Disable TX block sequence check	0: Blocks errors are generated when an invalid block sequence is encountered in the Tx path 1: Blocks errors are not generated when an invalid block sequence is encountered in the Tx path	RW	0
3	Loopback F	0: loopback F disabled 1: loopback F enabled	RW	0
2	Reserved		RO	0
1	Reserved		RO	0
0	User test pattern enable	Selects the user test pattern in 3x8000 to 3x8003 for pseudo-random test 0: Standard test pattern 1: User test pattern	RW	0

Table 337. Vendor Specific Test Error Counter 0 (3x8007)

Bit	Name	Description	Access	Default
15:0	Test error counter [15:0]	If customer reads 3x002B, or both 3x8007 and 3x8008, md_testerr_clr will go high. If customer reads only 3x8007 or 3x8008, it will stop update another register until both are read.	RO CR	0

Table 338. Vendor Specific Test Error Counter 1 (3x8008)

Bit	Name	Description	Access	Default
15:0	Test error counter [31:16]	If customer reads 3x002B, or both 3x8007 and 3x8008, md_testerr_clr will go high. If customer reads only 3x8007 or 3x8008, it will stop update another register until both are read.	RO CR	0

Table 339. Factory Test Only (3x8009)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 340. Factory Test Only (3x800C)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 341. Factory Test Only (3x800D)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 342. Factory Test Only (3x800E)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 343. Factory Test Only (3x800F)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 344. Factory Test Only (3x8010)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 345. Factory Test Only (3x8011)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 346. Factory Test Only (3x8012)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 347. Factory Test Only (3x8013)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 348. Factory Test Only (3x8014)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 349. Factory Test Only (3x8015)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group	RO CR	0

Table 350. Loopback FIFOs stat/ctrl (3x8016)

Bit	Name	Description	Access	Default
15:4	Reserved		RO	0
3	Loop F FIFO Overflow	Loopback F FIFO overflow status 0: normal operation 1: over/under flow condition	RO/LH	0
2	Loop F FIFO Sync Inhibit	Selects whether loopback F FIFO's sync inhibit feature is enabled 0: Disabled 1: Enabled	RW	0
1	Loop G FIFO Overflow	Loopback G FIFO overflow status 0: normal operation 1: over/under flow condition	RO/LH	0
0	Loop G FIFO Sync Inhibit	Selects whether loopback G FIFO's sync inhibit feature is enabled 0: Disabled 1: Enabled	RW	0

Table 351. Vendor Specific PCS 1G/3G BIST Control (3x8200)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	Force single bit error at generator output	1: Force single bit error at generator output	RW SC	0
3	Force single bit error at checker input	1: Force single bit error at checker input	RW SC	0
2	Start Generator	1: Start Generator	RW	0
1	Start Checker	1: Start Checker	RW	0
0	Self-check mode	1: Self-check mode	RW	0

Table 352. Vendor Specific PCS 1G/3G BIST Status (3x8201)

Bit	Name	Description	Access	Default
15:6	Reserved		RO	0
5	TX FIFO overflow	0: no overflow 1: TX FIFO overflow	RO/LH	0
4	RX FIFO overflow	0: no overflow 1: RX FIFO overflow	RO/LH	0
3	Checker Status - Sync Error	1: Checker never sync'ed to data once checker was enabled. Valid states of 3x8201[3:0]: 0x0 = Checker was never started 0x1 = Checker is started and searching for pattern 0x3 = Checker has sync'ed to pattern and is checking for errors 0x7 = Checker has sync'ed to pattern and has found at least one error and is still checking data 0x2 = Checker is stopped. Before being stopped, it sync'ed to the pattern and found no errors 0x6 = checker is stopped. Before being stopped, it sync'ed to the pattern and found at least one error 0x8 = checker is stopped. Before being stopped, it attempted, but could not sync to a pattern.	RO	0
2	Checker Status - Fail	1: Checker sync'ed to data and found at least 1 error.	RO	0
1	Checker Status - Sync	1: Checker Sync'ed to the data.	RO	0
0	Checker Status - Busy	1: Checker is actively seeking or checking data.	RO	0

Table 353. (3xE600)

Bit	Name	Description	Access	Default
15:3	Reserved		RO	0
2	PR58_INV_DIS	Disable the periodic inversion of the psuedo-random test pattern for both transmit and receive paths 0: Enable 1: Disable	RW	0
1	FAULT_TX_SEL	Selects error types to trigger a transmit fault 0: FIFO over/underflow condition only 1: Character encoding error, block encoding error, FIFO over/underflow condition Note For optimal fault indication coverage, set to 1.	RW	0
0	RX_STAT_SEL	Selects contributing logic for receive link status 0: BLOCK_LOCK = 0 1: BLOCK_LOCK = 0 or HIGH_BER = 1 Note For optimal fault indication coverage, set to 1.	RW	0

Table 354. PCS BIST Control 1 (3xE61A)

Bit	Name	Description	Access	Default
15:3	Reserved		RO	0
2	Clear error count	0: no action 1: clear error count	RW	0
1	Checker start	0: checker not enabled 1: start checker	RW	0
0	Reserved		RO	0

Table 355. PCS BIST Control 2 (3xE61B)

Bit	Name	Description	Access	Default
15:8	Packet length	Set packet length	RW	0x10
7:0	IPG length	Set IPG length	RW	0x14

Table 356. PCS BIST Error Counter (3xE61C)

Bit	Name	Description	Access	Default
15:0	PCS BIST Error Counter	Cleared when 3xE61A.2 is set.	RO	0

Table 357. PCS BIST Status (3xE61D)

Bit	Name	Description	Access	Default
15:5	Reserved		RO	0
4	Sync	Pattern is in sync	RO	0
3	Check fail	Fails error check	RO	0
2	Error counter full	Error counter is full	RO	0
1	Sync error	Sync error with data	RO	0
0	Busy	Busy in checking	RO	0

Table 358. PCS Interrupt Pending 1 (3xEE00)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	FEC fixed error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
6	FEC unfixable error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
5	Tx sequencing error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
4	Rx sequencing error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
3	Tx block encode error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
2	Rx block decode error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0

Table 358. PCS Interrupt Pending 1 (3xEE00) (continued)

Bit	Name	Description	Access	Default
1	Tx character encode error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0
0	Rx character decode error count pending	0: Error counter has not exceeded threshold since the last time this interrupt pending bit was asserted. 1: Error count exceeded threshold. Bit is asserted only when counter changes from [threshold to] threshold.	RO CR	0

Table 359. PCS Interrupt WIS_INT0 Mask 1 (3xEE01)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	FEC fixed error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
6	FEC unfixable error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
5	Tx sequencing error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
4	Rx sequencing error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
3	Tx block encode error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
2	Rx block decode error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
1	Tx character encode error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
0	Rx character decode error count WIS_INT0 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0

Table 360. PCS Interrupt WIS_INT1 Mask 1 (3xEE02)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	FEC fixed error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
6	FEC unfixable error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
5	Tx sequencing error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
4	Rx sequencing error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
3	Tx block encode error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
2	Rx block decode error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
1	Tx character encode error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0
0	Rx character decode error count WIS_INT1 mask	0: Disables the alarm/condition from setting the WIS_INTA interrupt pin. 1: Enables the alarm/condition to set the WIS_INTA interrupt pin.	RW	0

Table 361. PCS Interrupt error status (3xEE03)

Bit	Name	Description	Access	Default
15:8	Reserved		RO	0
7	FEC fixed error count error status		RO	0
6	FEC unfixable error count error status		RO	0
5	Tx sequencing error count error status		RO	0
4	Rx sequencing error count error status		RO	0

Table 361. PCS Interrupt error status (3xEE03) (continued)

Bit	Name	Description	Access	Default
3	Tx block encode error count error status		RO	0
2	Rx block decode error count error status		RO	0
1	Tx character encode error count error status		RO	0
0	Rx character decode error count error status		RO	0

Table 362. Tx sequencing error count Threshold (3xEE04)

Bit	Name	Description	Access	Default
15:0	Tx sequencing error count Threshold		RW	0xFFFF

Table 363. Rx sequencing error count Threshold (3xEE05)

Bit	Name	Description	Access	Default
15:0	Rx sequencing error count Threshold		RW	0xFFFF

Table 364. Tx block encode error count Threshold (3xEE06)

Bit	Name	Description	Access	Default
15:0	Tx block encode error count Threshold		RW	0xFFFF

Table 365. Rx block encode error count Threshold (3xEE07)

Bit	Name	Description	Access	Default
15:0	Rx block encode error count Threshold		RW	0xFFFF

Table 366. Tx character encode error count Threshold (3xEE08)

Bit	Name	Description	Access	Default
15:0	Tx character encode error count Threshold		RW	0xFFFF

Table 367. Rx character encode error count Threshold (3xEE09)

Bit	Name	Description	Access	Default
15:0	Rx character encode error count Threshold		RW	0xFFFF

Table 368. FEC fixed error count Threshold (3xEE0A)

Bit	Name	Description	Access	Default
15:0	FEC fixed error count Threshold[31:16]		RW	0xFFFF

Table 369. FEC fixed error count Threshold (3xEE0B)

Bit	Name	Description	Access	Default
15:0	FEC fixed error count Threshold[15:0]		RW	0xFFFF

Table 370. FEC unfixable error count Threshold (3xEE0C)

Bit	Name	Description	Access	Default
15:0	FEC unfixable error count Threshold[31:16]		RW	0xFFFF

Table 371. FEC unfixable error count Threshold (3xEE0D)

Bit	Name	Description	Access	Default
15:0	FEC unfixable error count Threshold[15:0]		RW	0xFFFF

Table 372. PCS Spare Control/Status registers (3xEF00 to 3xEF15)

Bit	Name	Description	Access	Default
15:0	Reserved		RW	0x00

Table 373. PHYXS_CTRL1: PHY XS Control 1 (4x0000)

Bit	Name	Description	Access	Default
15	SOFT_RST	Reset all MMDs. 0: Normal operation. 1: Resets the entire channel.	RW SC	0
14	LPBK_A	Enable PHY XS Network loopback (Loopback A) ⁽¹⁾ 0: Disable 1: Enable	RW	0
13	SPEED_SEL_A	PHY XS Speed capability. 0: Unspecified 1: Operates at 10 Gbps or above	RO	1
12	Reserved	Value always 0, writes ignored.	RO	0

Table 373. PHYXS_CTRL1: PHY XS Control 1 (4x0000) (continued)

Bit	Name	Description	Access	Default
11	LOW_PWR_PHYXS	PHY XS low power mode control 0: Normal Operation. The internal TXEN signal will not be set to 0 due to the Low Power register bit. 1: Low Power Mode. Power dissipated in the core datapath, XAUI interface and PMA interface is reduced. The appropriate PMA connected to this channel is powered down when this bit is set. The PMA connected to this channel is a function of the datapath failover crosspoint control in global registers 30x0003.1 and 30x003.0. The internal TXEN signal will be 0. The TXEN signal can be routed out a GPIO pin to shut off the optics module's TX driver if that is desirable. TXEN-inverted can also be transmitted from a GPIO pin.	RW	0
10:7	Reserved	Value always 0, writes ignored.	RO	0
6	SPEED_SEL_B	Speed selection 0: Unspecified 1: Operation at 10 Gbps and above	RO	1
5:2	SPEED_SEL_C	Speed selection	RO	0000
1:0	Reserved	Value always 0, writes ignored.	RO	0

1. When loopback A is enabled, XAUI signal detect has to be disabled by setting 4xE600.1 to 1.

Table 374. PHYXS_STAT1: PHY XS Status1 (4x0001)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (ignore when read)	RO	0
7	Fault	PHY XS fault status. Asserted when either the PHY XS FAULT_RX(4x0008.10) or PHY XS FAULT_TX (4x0008.11) is asserted. 0: No faults asserted 1: Fault(s) asserted	RO	0
6:3	Reserved	Reserved (ignore when read)	RO	0
2	PHY XS transmit link status	PHY XS transmit link status 0: PHY XS transmit link is down (4x0018.12 = 0) 1: PHY XS transmit link is up (4x0018.12 = 1) Mismatch with polarity	RO/LL	1
1	Low power ability	Low power mode support ability 0: Not supported 1: Supported	RO	1
0	Reserved	Reserved (ignore when read)	RO	0

Table 375. PHYXS_DEVID1: PHY XS Device Identifier 1 (4x0002)

Bit	Name	Description	Access	Default
15:0	DEV_ID_LSW	Upper 16 bits of a 32-bit unique PHY XS device identifier. Bits 3-18 of the device manufacturer's OUI. Device Identifier bits 31:16	RO	0x0007

Table 376. PHYXS_DEVID2: PHY XS Device Identifier 2 (4x0003)

Bit	Name	Description	Access	Default
15:0	DEV_ID_MSW	Lower 16 bits of a 32-bit unique PHY XS device identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number, and a four-bit revision number. Device Identifier bits 15:0	RO	0x0400

Table 377. PHYXS_SPEED: PHY XS Speed Capability (4x0004)

Bit	Name	Description	Access	Default
15:1	Reserved	Reserved for future speeds (value always 0, writes ignored)	RO	0
0	RATE_ABILITY	PHY XS rate capability 0: Not capable of 10 Gbps 1: Capable of 10 Gbps	RO	1

Table 378. PHYXS_DEVPKG1: PHY XS Devices in Package 1 (4x0005)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (ignore when read)	RO	0000000000
5	DTE_XS_PRES	Indicates whether device includes DTS XS. 0: Not present 1: Present	RO	0
4	PHY_XS_PRES	Indicates whether device includes PHY XS. 0: Not present 1: Present	RO	1
3	PCS_PRES	Indicates whether PCS is present in the package 0: Not present 1: Present	RO	1
2	WIS_PRES	Indicates whether device includes WIS. NOTE: the read-only register should be a 1 as WIS is supported, however the default value is 0. Registers 1x0005.2 and 2x0005.2 correctly report the WIS block is present 0: Not present 1: Present	RO	1

Table 378. PHYXS_DEVPKG1: PHY XS Devices in Package 1 (4x0005) (continued)

Bit	Name	Description	Access	Default
1	PMD_PMA_PRES	Indicates whether PMA/PMD is present in the package 0: Not present 1: Present	RO	1
0	CLS22_PRES	Indicates whether Clause 22 registers are present in the package 0: Not present 1: Present	RO	0

Table 379. PHYXS_DEVPKG2: PHY XS Devices in Package 2 (4x0006)

Bit	Name	Description	Access	Default
15	VS2_PRES	Vendor specific device 2 present 0: Not present 1: Present	RO	0
14	VS1_PRES	Vendor specific device 1 present 0: Not present 1: Present	RO	0
13:0	Reserved	Reserved (ignore when read)	RO	0

Table 380. PHYXS_STAT2: PHY XS Status 2 (4x0008)

Bit	Name	Description	Access	Default
15:14	DEV_PRES	Reflects the presence of a MMD responding at this address 10: Device responding at this address 11: No device responding at this address 10: No device responding at this address 00: No device responding at this address	RO	10
13:12	Reserved	Reserved (ignore when read)	RO	00
11	FAULT_TX	Indicates a fault condition on the transmit path 0: No fault condition. XGXS lanes are aligned, 4x0018.12=1. 1: Fault condition on. XGXS lanes are not aligned, 4x0018.12=0. Linked to 1x9004.0. Read to either register clears both bits if fault condition no longer exists.	RO/LH	0
10	FAULT_RX	Indicates a fault condition on the receive path 0: Rx PCS is locked to the data, is not reporting a high bit error rate, and there is no XAUI CMU loss of lock. 1: Rx PCS block is not locked to the data, is reporting a high bit error rate, or there is XAUI CMU loss of lock.	RO/LH	0
9:0	Reserved	Reserved (ignore when read)	RO	0

Table 381. PHYXS_PKGID1: WIS Package Identifier 1 (4x000E)

Bit	Name	Description	Access	Default
15:0	PKG_ID_MSW	Upper 16 bits of a 32-bit unique PHY XS package identifier. Bits 3-18 of the device manufacturer's OUI. Six-bit model number and a four-bit revision number.	RO	0

Table 382. PHYXS_PKGID2: WIS Package Identifier 2 (4x000F)

Bit	Name	Description	Access	Default
15:0	PKG_ID_LSW	Lower 16 bits of a 32-bit unique PHY XS package identifier. Bits 19-24 of the device manufacturer's OUI. Six-bit model number and a four-bit revision number.	RO	0

Table 383. PHYXS_STAT3: PHY XS Status 3 (4x0018)

Bit	Name	Description	Access	Default
15:13	Reserved	Reserved (ignore when read)	RO	0
12	LANES_ALIGNED	PHY XGXS lane alignment status 0: Incoming PHY XS transmit path lanes are not aligned. 1: Incoming PHY XS transmit path lanes are aligned.	RO	0
11	PATT_ABILITY	PHY XGXS test pattern generation ability 0: PHY XS is able to generate test patterns. 1: PHY XS is not able to generate test patterns.	RO	1
10	LPBK_ABILITY	PHY XGXS loopback ability 0: PHY XS has the ability to perform a loopback function 1: PHY XS does not have the ability to perform a loopback function	RO	1
9:4	Reserved	Reserved (ignore when read)	RO	0
3	LANE3_SYNC	PHY XGXS lane 3 synchronization status 0: Not synchronized 1: Synchronized	RO	0
2	LANE2_SYNC	PHY XGXS lane 2 synchronization status 0: Not synchronized 1: Synchronized	RO	0
1	LANE1_SYNC	PHY XGXS lane 1 synchronization status 0: Not synchronized 1: Synchronized	RO	0
0	LANE0_SYNC	PHY XGXS lane 0 synchronization status 0: Not synchronized 1: Synchronized	RO	0

Table 384. PHYXS_TSTCTRL1: PHY XGXS Test Control 1 (4x0019)

Bit	Name	Description	Access	Default
15:3	Reserved	Reserved (ignore when read)	RO	0
2	TST_PATT_GEN_ENA	PHYXS test pattern generator enable 0: Disable 1: Enable	RW	0
1:0	TST_PATT_GEN_SEL1	PHYXS test pattern generator selection. 4x8000.4 is the MSB 4x0019.1:0 are the two LSBs 111: 2 ⁷ PRBS Pattern 110: Fibre channel CJPAT 101: Continuous jitter test pattern 100: Continuous random test pattern 011: Disable pattern generator 010: Mixed frequency test pattern 001: Low frequency test pattern 000: High frequency test pattern. Register 4xE604 defines the Fibre Channel CJPAT format used by the pattern generator.	RW	11

Table 385. PHYXS_TSTCTRL2: PHY XS Test Control 2 (4x8000)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (ignore when read)	RO	0
4	TST_PATT_GEN_SEL2	PHYXS test pattern generator selection. 4x8000.4 is the MSB 4x0019.1:0 are the two LSBs 111: 2 ⁷ PRBS Pattern 110: Fibre channel CJPAT 101: Continuous jitter test pattern 100: Continuous random test pattern 011: Disable pattern generator 010: Mixed frequency test pattern 001: Low frequency test pattern 000: High frequency test pattern. Register 4xE604 defines the Fibre Channel CJPAT format used by the pattern generator.	RW	0
3	TST_PATT_CHK_ENA	PHYXS test pattern checker enable. 0: Disable 1: Enable	RW	0
2:0	TST_PATT_CHK_SEL	PHYXS test pattern checker pattern selection. 111: 2 ⁷ PRBS Pattern 110: Fibre channel CJPAT 101: Continuous jitter test pattern 100: Continuous random test pattern 011: Disable pattern generator 010: Mixed frequency test pattern 001: Low frequency test pattern 000: High frequency test pattern. Register 4xE604 defines the Fibre Channel CJPAT format used by the pattern checker.	RW	011

Table 386. PHYXS_TSTSTAT: PHY XS Test Pattern Check Status (4x8001)

Bit	Name	Description	Access	Default
15:4	Reserved	Reserved (ignore when read)	RO	0
3	LANE3_PATT_CHK	Lane 3 test pattern check result 0: Pattern check fail 1: Pattern check pass	RO	0
2	LANE2_PATT_CHK	Lane 2 test pattern check result 0: Pattern check fail 1: Pattern check pass	RO	0
1	LANE1_PATT_CHK	Lane 1 test pattern check result 0: Pattern check fail 1: Pattern check pass	RO	0
0	LANE0_PATT_CHK	Lane 0 test pattern check result 0: Pattern check fail 1: Pattern check pass	RO	0

Table 387. Factory Test Register (4x8002)

Bit	Name	Description	Access	Default
15:5	Reserved	Factory test only. Do not modify this bit group.	RO	0
4	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	1
2:0	Reserved	Factory test only. Do not modify this bit group.	RW	100

Table 388. Factory Test Register (4x8003)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 389. Factory Test Register (4x8004)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 390. Factory Test Register (4x8005)

Bit	Name	Description	Access	Default
15:5	Reserved	Factory test only. Do not modify this bit group.	RO	0
4	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	1
2:0	Reserved	Factory test only. Do not modify this bit group.	RW	100

Table 391. Factory Test Register (4x8006)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 392. Factory Test Register (4x8007)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 393. Factory Test Register (4x8008)

Bit	Name	Description	Access	Default
15:5	Reserved	Factory test only. Do not modify this bit group.	RO	0
4	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	1
2:0	Reserved	Factory test only. Do not modify this bit group.	RW	100

Table 394. Factory Test Register (4x8009)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 395. Factory Test Register (4x800A)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO CR	0

Table 396. PHYXS_TPERR_CTRL: PHY XS Test Pattern Error Counter Control (4x800B)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (ignore when read)	RO	0
4	TP_CNT_CLR	Clear test pattern mismatch error counter 0: Normal operation 1: Clear counter	RW SC	0
3	TP_CNT_ENA	Test pattern mismatch error counter enable 0: Disable 1: Enable	RW	1

Table 396. PHYXS_TPERR_CTRL: PHY XS Test Pattern Error Counter Control (4x800B) (continued)

Bit	Name	Description	Access	Default
2:0	TP_CNT_SEL	Select test pattern mismatch error source 111: Reserved 110: Reserved 101: Reserved 100: Cumulative error count on all lanes 011: Error count on lane 3 010: Error count on lane 2 001: Error count on lane 1 000: Error count on lane 0	RW	100

Table 397. PHYXS_TPERR_CNT0: PHY XS Test Pattern Error Counter 0 (LSW) (4x800C)

Bit	Name	Description	Access	Default
15:0	TP_CNT_LSW	Test pattern mismatch error counter. Lower 16-bits of the saturating (non-rollover) counter. Both MSW and LSW registers must be read to clear the counter.	RO CR	0

Table 398. PHYXS_TPERR_CNT0: PHY XS Test Pattern Error Counter 1 (MSW) (4x800D)

Bit	Name	Description	Access	Default
15:0	TP_CNT_MSW	Test pattern mismatch error counter. Upper 16-bits of the saturating (non-rollover) counter. Both MSW and LSW registers must be read to clear the counter.	RO CR	0

Table 399. PHYXS_XAUI_CTRL1: PHY XS XAUI Control 1 (4x800E)

Bit	Name	Description	Access	Default
15:14	Reserved	Reserved (ignore when read)	RO	0
13	LPBK_B	Loopback B enable (PHY XS shallow system). 0: Disable 1: Enable SFI interface's output driver is enabled. Use register 1xA100.1:0 to select options to transmit all 1's, 0's, 0x00FF pattern, or XAUI data from SFI driver when loopback B is enabled.	RW	0
12	RX_FIFO_RST	Reset PHY XS RX path FIFOs 0: Resets FIFOs 1: Normal operation	RW SC	1
11	Reserved	Factory test only. Do not modify this bit group.	RO	1

Table 399. PHYXS_XAUI_CTRL1: PHY XS XAUI Control 1 (4x800E) (continued)

Bit	Name	Description	Access	Default
10	Reserved	Factory test only. Do not modify this bit group.	RO	0
9	Reserved	Factory test only. Do not modify this bit group.	RO	0
8:5	TX_SQUELCH_XAUI	Force received XAUI data to zero (bit 8 corresponds to lane 3, and bit 5 corresponds to lane 0). Local fault will be seen at the SFI interface when data is forced to 1. The lane controlled by these bits is not adjusted by the TX_LANE_SWAP register (4x800F.10). 0: Normal operation 1: Force data to zero	RW	0
4	Reserved	Factory test only. Do not modify this bit group.	RO	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RO	0
1	Reserved	Factory test only. Do not modify this bit group.	RO	0
0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 400. PHYXS_XAUI_CTRL2: PHY XS XAUI Control 2 (4x800F)

Bit	Name	Description	Access	Default
15	Reserved	Factory test only. Do not modify this bit group.	RW	0
14	Reserved	Factory test only. Do not modify this bit group.	RW	0
13	Reserved	Factory test only. Do not modify this bit group.	RW	0
12	Reserved	Factory test only. Do not modify this bit group.	RW	1
11	Reserved	Factory test only. Do not modify this bit group.	RW	0
10	TX_LANE_SWAP	Enables lane order of incoming XAUI data in the transmit data path to be swapped prior to lane alignment in 10G mode. Swaps lane 0 with lane 3 and swaps lane 1 with lane 2 when enabled. This bit provides the option to use either lane 0 or lane 3 in 1G and 3G pass-through operating modes. 0: Enable 1: Disable	RW	1
9	RX_LANE_SWAP	Enables lane order of out going XAUI lanes in the receive data path to be swapped prior to transmission from the XAUI pins. Swaps lane 0 with lane 3 and swaps lane 1 with lane 2 when enabled. This bit provides the option to transmit data on lane 0 or lane 3 in 1G and 3G pass-through operating modes. 0: Enable 1: Disable	RW	1
8	Reserved	Factory test only. Do not modify this bit group.	RW	0
7	Reserved	Factory test only. Do not modify this bit group.	RW	0
6	TX_INV	Disable inversion of the XAUI input data in the transmit path. 0: Enable 1: Disable	RW	1

Table 400. PHYXS_XAUI_CTRL2: PHY XS XAUI Control 2 (4x800F) (continued)

Bit	Name	Description	Access	Default
5	RX_INV	Disable inversion of the XAUI output data in the receive path. 0: Enable 1: Disable	RW	1
4	Reserved	Factory test only. Do not modify this bit group.	RW	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RW	0
1	Reserved	Factory test only. Do not modify this bit group.	RW	0
0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 401. PHYXS_RXEQ_CTRL: PHY XS XAUI Rx Equalization Control (4x8010)

Bit	Name	Description	Access	Default
15:12	LANE0_EQ	Equalization setting for XAUI input lane 0 0000: 0dB 0001: 1.41dB 0010: 2.24dB 0011: 2.83dB 0101: 4.48dB 0110: 5.39dB 0111: 6.07dB 1001: 6.18dB 1010: 7.08dB 1011: 7.79dB 1101: 9.96dB 1110: 10.84dB 1111: 11.55dB	RW	1010
11:8	LANE1_EQ	Equalization setting for XAUI input lane 1 Refer to bits [15:12] for settings	RW	1010
7:4	LANE2_EQ	Equalization setting for XAUI input lane 2 Refer to bits [15:12] for settings	RW	1010
3:0	LANE3_EQ	Equalization setting for XAUI input lane 3 Refer to bits [15:12] for settings	RW	1010

Table 402. PHYXS_TXPE_CTRL: PHY XS XAUI Tx Pre-emphasis Control (4x8011)

Bit	Name	Description	Access	Default
15	Reserved	Reserved (ignore when read)	RO	0
14:13	LANE0_PE	Pre-emphasis setting for XAUI output lane 0 00: 0dB 01: ~2.5dB 10: ~6dB 11: ~12dB	RW	10
12	Reserved	Reserved (ignore when read)	RO	0
11:10	LANE1_PE	Pre-emphasis setting for XAUI output lane 0 Refer to bits [14:13] for settings	RW	10
9	Reserved	Reserved (ignore when read)	RO	0

Table 402. PHYXS_TXPE_CTRL: PHY XS XAUI Tx Pre-emphasis Control (4x8011)

Bit	Name	Description	Access	Default
8:7	LANE2_PE	Pre-emphasis setting for XAUI output lane 0 Refer to bits [14:13] for settings	RW	10
6	Reserved	Reserved (ignore when read)	RO	0
5:4	LANE3_PE	Pre-emphasis setting for XAUI output lane 0 Refer to bits [14:13] for settings	RW	10
3:2	LOS_THRES	LOS threshold setting 11: 80mV to 205mV differential peak-peak 10: 70mV to 195mV differential peak-peak 01: 60mV to 185mV differential peak-peak 00: 50mV to 175mV differential peak-peak	RW	0
1	HS_ENA	Enable XAUI output high swing mode 0: Disable 1: Enable Note: Low swing mode is recommended as there is no significant output amplitude difference between high swing mode and low swing mode.	RW	0
0	Reserved	Reserved (ignore when read)	RO	0

Table 403. PHYXS_RXLOS_STAT: PHY XS Rx Loss of Signal Status (4x8012)

Bit	Name	Description	Access	Default
15:12	Reserved	Reserved (ignore when read)	RO	0
11	LANE3_FIFO_ERR	FIFO Overflow in the transmit path XAUI serializer, lane 3. 0: No FIFO Overflow 1: FIFO Overflow	RO	0
10	LANE2_FIFO_ERR	FIFO Overflow in the transmit path XAUI serializer, lane 2. 0: No FIFO Overflow 1: FIFO Overflow	RO	0
9	LANE1_FIFO_ERR	FIFO Overflow in the transmit path XAUI serializer, lane 1. 0: No FIFO Overflow 1: FIFO Overflow	RO	0
8	LANE0_FIFO_ERR	FIFO Overflow in the transmit path XAUI serializer, lane 0. 0: No FIFO Overflow 1: FIFO Overflow	RO	0
7:6	Reserved	Reserved (ignore when read)	RO	0
5	GLBL_SYNC	PHY XS code group synchronization status 0: At least one lane is not in sync 1: All lanes are in sync	RO	0
4	XS_LOL	PHY XS PLL loss of lock 0: PLL in lock 1: PLL loss of lock	RO	0

Table 403. PHYXS_RXLOS_STAT: PHY XS Rx Loss of Signal Status (4x8012)

Bit	Name	Description	Access	Default
3	LANE3_LOSN	Loss of signal status for lane 3 XAUI input. Active low alarm condition. 0: Lane 3 signal present 1: Lane 3 loss of signal	RO	0
2	LANE2_LOSN	Loss of signal status for lane 2 XAUI input. Active low alarm condition. 0: Lane 2 signal present 1: Lane 2 loss of signal	RO	0
1	LANE1_LOSN	Loss of signal status for lane 1 XAUI input. Active low alarm condition. 0: Lane 1 signal present 1: Lane 1 loss of signal	RO	0
0	LANEO_LOSN	Loss of signal status for lane 0 XAUI input. Active low alarm condition. 0: Lane 0 signal present 1: Lane 0 loss of signal	RO	0

Table 404. PHYXS_RXSD_STAT: PHY XS Rx Signal Detect Status (4xE600)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved (ignore when read)	RO	0
1	GLBL_SIG_DET	Disable signal detect function of all XAUI inputs 0: Enabled 1: Disabled.	RW	0
0	SIG_DET	Global signal detect status 0: No signal detected in at least one lane. 1: Signal detected in all lanes.	RO	0

Table 405. Factory Test Register (4xE601)

Bit	Name	Description	Access	Default
15:9	Reserved	Factory test only. Do not modify this bit group.	RO	0
8	Reserved	Factory test only. Do not modify this bit group.	RW	0
7:6	Reserved	Factory test only. Do not modify this bit group.	RW	01
5:4	Reserved	Factory test only. Do not modify this bit group.	RW	01
3:2	Reserved	Factory test only. Do not modify this bit group.	RW	01
1:0	Reserved	Factory test only. Do not modify this bit group.	RW	01

Table 406. PHYXS_TXPD_CTRL: PHY XS XAUI Tx Power Down Control (4xE602)

Bit	Name	Description	Access	Default
15	Reserved	Reserved (ignore when read)	RO	0

Table 406. PHYXS_TXPD_CTRL: PHY XS XAUI Tx Power Down Control (4xE602)

Bit	Name	Description	Access	Default
14	LANE3_TX_PD	Power down XAUI input lane 3 in the transmit data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.10).	RW	0
13	LANE2_TX_PD	Power down XAUI input lane 2 in the transmit data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.10).	RW	0
12	LANE1_TX_PD	Power down XAUI input lane 1 in the transmit data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.10).	RW	0
11	LANE0_TX_PD	Power down XAUI input lane 0 in the transmit data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.10).	RW	0
10:9	LPBK_B_CLK	Select which of the 4 recovered clocks will be used for loopback B 11: Lane 3 10: Lane 2 01: Lane 1 00: Lane 0	RW	00
8	LPBK_B_CLKSEL	1 of 4 XAUI lane recovered clocks are used to retime the XAUI transmitted data when loopback B is enabled. This bit enables automatic selection of the best recovered clock used to retime the data. 0: Manual select (see bits 10:9) 1: Auto select	RW	1
7:6	Reserved	Factory test only. Do not modify this bit group.	RO	0
5:4	Reserved	Factory test only. Do not modify this bit group.	RO	0
3:2	Reserved	Factory test only. Do not modify this bit group.	RO	0
1:0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 407. PHYXS_RXPD_CTRL: PHY XS XAUI Rx Power Down Control (4xE603)

Bit	Name	Description	Access	Default
15:10	Reserved	Reserved (ignore when read)	RO	0
9	Reserved	Factory test only. Do not modify this bit group.	RW	0
8	Reserved	Factory test only. Do not modify this bit group.	RW	1

Table 407. PHYXS_RXPD_CTRL: PHY XS XAUI Rx Power Down Control (4xE603)

Bit	Name	Description	Access	Default
7	LANE3_RX_PD	Power down XAUI output lane 3 in the receive data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
6	LANE2_RX_PD	Power down XAUI output lane 2 in the receive data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
5	LANE1_RX_PD	Power down XAUI output lane 1 in the receive data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
4	LANE0_RX_PD	Power down XAUI output lane 0 in the receive data path. 0: Powered up 1: Powered down. The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
3	LANE3_RX_SQU	Force PHY XS Rx lane 3 XAUI output to zero 0: Output normal 1: Output squelched The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
2	LANE2_RX_SQU	Force PHY XS Rx lane 2 XAUI output to zero 0: Output normal 1: Output squelched The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
1	LANE1_RX_SQU	Force PHY XS Rx lane 1 XAUI output to zero 0: Output normal 1: Output squelched The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0
0	LANE0_RX_SQU	Force PHY XS Rx lane 0 XAUI output to zero 0: Output normal 1: Output squelched The lane number powered down is not a function of lane swap control (4x800F.11).	RW	0

Table 408. FC_CJPAT_SEL (4xE604)

Bit	Name	Description	Access	Default
15:2	Reserved	Factory Test Only. Do Not Modify	RW	0

Table 408. FC_CJPAT_SEL (4xE604) (continued)

Bit	Name	Description	Access	Default
1	FC_CJPAT_CHK_MODE31	Selects 10G Fibre Channel (10GFC) spec revision supported by the FC CJPAT data pattern checker in the PHY XS block. 0: Revision 3.5. 1: Revision 3.1.	RW	1
0	FC_CJPAT_GEN_MODE31	Selects 10G Fibre Channel (10GFC) spec revision supported by the FC CJPAT data pattern generator in the PHY XS block. 0: Revision 3.5. 1: Revision 3.1.	RW	1

Table 409. Factory Test Registers (4xE610 to 4xEF15)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0x00

Table 410. Auto-Negotiation control (In IEEE802.3ap, clause 73 but not 45) (7x0000)

Bit	Name	Description	Access	Default
15	Reset	0: No effect 1: Resets AN blocks	RW SC	0
14:13	Reserved	Reserved (ignore when read)	RO	0
12	AN Enable	0: Disable AN 1: Enable AN	RW	0
11:10	Reserved	Reserved (ignore when read)	RO	0
9	AN Restart	0: No effect 1: Restart AN	RW SC	0
8:0	Reserved	Reserved (ignore when read)	RO	0

Table 411. AN status (7x0001)

Bit	Name	Description	Access	Default
15:10	Reserved	Reserved (ignore when read)	RO	0
9	Parallel detection fault	0: Fault has not been detected via parallel detection function 1: Fault detected via parallel detection function	RO/LH	0
8	Reserved	Reserved (ignore when read)	RO	0
7	Extended next page status	0: Extended next page is not allowed 1: Extended next page is used	RO	0
6	Page received	0: A page has not been received 1: A page has been received	RO/LH	0
5	Auto-Negotiation complete	0: AN process not completed 1: AN process completed	RO	0

Table 411. AN status (7x0001) (continued)

Bit	Name	Description	Access	Default
4	Remote fault	0: no remote fault condition detected 1: remote fault condition detected	RO/LH	0
3	Auto-Negotiation ability	0: PHY is not able to perform AN 1: PHY is able to perform AN	RO	1
2	Link status	0: Link is down 1: Link is up	RO/LL	1
1	Reserved	Reserved (ignore when read)	RO	0
0	Link partner Auto-Negotiation ability	0: LP is not able to perform AN 1: LP is able to perform AN	RO	0

Table 412. AN LD 1 (7x0010)

Bit	Name	Description	Access	Default
15	D[15] - Next Page	1: (see 73.6.9)	RW	0
14	D[14] - Ack	1: Always 0	RO	0
13	D[13] - Remote Fault	1: (see 73.6.7)	RW	0
12:5	D[12:5]	1: (see 73.6)	RW	0
4:0	D[4:0] - Selector field	1: (see 73.6.1)	RW	0

Table 413. AN LD 2 (7x0011)

Bit	Name	Description	Access	Default
15:0	D[31:16]	1: (see 73.6)	RW	0

Table 414. AN LD 3 (7x0012)

Bit	Name	Description	Access	Default
15:0	D[47:32]	1: (see 73.6)	RW	0

Table 415. AN LP BP 1 (7x0013)

Bit	Name	Description	Access	Default
15:0	D[15:0]	1: (see 73.6)	RO	0

Table 416. AN LP BP 2 (7x0014)

Bit	Name	Description	Access	Default
15:0	D[31:16]	1: (see 73.6)	RO	0

Table 417. AN LP BP 3 (7x0015)

Bit	Name	Description	Access	Default
15:0	D[47:32]	1: (see 73.6)	RO	0

Table 418. AN NP 1 (7x0016)

Bit	Name	Description	Access	Default
15	D[15] - Next Page	1: (see 73.7.7.1)	RW	0
14	Reserved		RO	0
13	D[13] - Message Page	1: (see 73.7.7.1)	RW	0
12	D[12] - Ack 2	1: (see 73.7.7.1)	RW	0
11	D[11] - Toggle	1: (see 28.2.3.4)	RO	0
10:0	D[10:0] - Message Code Field	1: (see 73.7.7.1)	RW	0

Table 419. AN NP 2 (7x0017)

Bit	Name	Description	Access	Default
15:0	D[31:16] - Unformatted Code Field 1	1: (see 73.7.7.1)	RW	0

Table 420. AN NP 3 (7x0018)

Bit	Name	Description	Access	Default
15:0	D[47:32] - Unformatted Code Field 2	1: (see 73.7.7.1)	RW	0

Table 421. AN LP NP 1 (7x0019)

Bit	Name	Description	Access	Default
15	D[15] - Next Page	1: (see 73.7.7.1)	RO	0
14	D[14] \bar{n} Ack	1: (see 73.7.7.1)	RO	0
13	D[13] - Message Page	1: (see 73.7.7.1)	RO	0
12	D[12] - Ack 2	1: (see 73.7.7.1)	RO	0
11	D[11] - Toggle	1: (see 73.7.7.1)	RO	0
10:0	D[10:0] - Message Code Field	1: (see 73.7.7.1)	RO	0

Table 422. AN LP NP 2 (7x001A)

Bit	Name	Description	Access	Default
15:0	D[31:16] - Unformatted Code Field 1		RO	0

Table 423. AN LP NP 3 (7x001B)

Bit	Name	Description	Access	Default
15:0	D[47:32] - Unformatted Code Field 2		RO	0

Table 424. BPS (7x0030)

Bit	Name	Description	Access	Default
15:5	Reserved	Reserved (ignore when read)	RO	0
4	10GBASE-KR FEC	0: PMA/PMD is not negotiated to perform 10GBASE-KR FEC 1: PMA/PMD is negotiated to perform 10GBASE-KR FEC	RO	0
3	10GBASE-KR	0: PMA/PMD is not negotiated to perform 10GBASE-KR 1: PMA/PMD is negotiated to perform 10GBASE-KR	RO	0
2	10GBASE-KX4	0: PMA/PMD is not negotiated to perform 10GBASE-KX4 1: PMA/PMD is negotiated to perform 10GBASE-KX4	RO	0
1	1000BASE-KX	0: PMA/PMD is not negotiated to perform 1000BASE-KX 1: PMA/PMD is negotiated to perform 1000BASE-KX	RO	0
0	BP AN ability	0: No 10GBASE-KR, 10GBASE-KX4 or 1000BASE-KX PHY type is implemented 1: A 10GBASE-KR, 10GBASE-KX4 or 1000BASE-KX PHY type is implemented	RO	1

Table 425. Factory Test Register (7x8001)

Bit	Name	Description	Access	Default
15:10	Reserved	Factory test only. Do not modify this bit group.	RO	0
9	Reserved	Factory test only. Do not modify this bit group.	RW	0
8	Reserved	Factory test only. Do not modify this bit group.	RO	0
7	Reserved	Factory test only. Do not modify this bit group.	RW	0
6	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 425. Factory Test Register (7x8001) (continued)

Bit	Name	Description	Access	Default
5	Reserved	Factory test only. Do not modify this bit group.	RW	0
4	Reserved	Factory test only. Do not modify this bit group.	RW	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	1
2	Reserved	Factory test only. Do not modify this bit group.	RW	1
1	Reserved	Factory test only. Do not modify this bit group.	RO	0
0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 426. Factory Test Register (7x8013)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 427. Factory Test Register (7x8014)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 428. Factory Test Register (7x8015)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 429. Factory Test Register (7x8019)

Bit	Name	Description	Access	Default
15	Reserved	Factory test only. Do not modify this bit group.	RW	0
14	Reserved	Factory test only. Do not modify this bit group.	RO	0
13	Reserved	Factory test only. Do not modify this bit group.	RW	0
12	Reserved	Factory test only. Do not modify this bit group.	RW	0
11	Reserved	Factory test only. Do not modify this bit group.	RW	0
10:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 430. Factory Test Register (7x801A)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 431. Factory Test Register (7x801B)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 432. Factory Test Register (7x8030)

Bit	Name	Description	Access	Default
15:5	Reserved	Factory test only. Do not modify this bit group.	RO	0
4	Reserved	Factory test only. Do not modify this bit group.	RW	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RW	0
1	Reserved	Factory test only. Do not modify this bit group.	RW	0
0	Reserved	Factory test only. Do not modify this bit group.	RO	1

Table 433. AN_RX_CW 1 (7x8040)

Bit	Name	Description	Access	Default
15:0	D[15:0]		RO	0

Table 434. AN_RX_CW 2 (7x8041)

Bit	Name	Description	Access	Default
15:0	D[31:16]		RO	0

Table 435. AN_RX_CW 3 (7x8042)

Bit	Name	Description	Access	Default
15:0	D[47:32]		RO	0

Table 436. ABILITY_MATCH_PAGE1 (7x8043)

Bit	Name	Description	Access	Default
15:0	D[15:0]		RO	0

Table 437. ABILITY_MATCH_PAGE2 (7x8044)

Bit	Name	Description	Access	Default
15:0	D[31:16]		RO	0

Table 438. ABILITY_MATCH_PAGE3 (7x8045)

Bit	Name	Description	Access	Default
15:0	D[47:32]		RO	0

Table 439. ACK_MATCH_PAGE1 (7x8046)

Bit	Name	Description	Access	Default
15:0	D[15:0]		RO	0

Table 440. ACK_MATCH_PAGE2 (7x8047)

Bit	Name	Description	Access	Default
15:0	D[31:16]		RO	0

Table 441. ACK_MATCH_PAGE3 (7x8048)

Bit	Name	Description	Access	Default
15:0	D[47:32]		RO	0

Table 442. AN Vendor Status (7x8100)

Bit	Name	Description	Access	Default
15:3	Reserved	Reserved (ignore when read)	RO	0
2:1	link_HCD	Negotiated rate: 00: NULL 01: KR_10G 10: KX4_10G 11: KX_1G	RO	0
0	Reserved	Reserved (ignore when read)	RO	0

Table 443. AN break_link_timer setting 1 (7x810E)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0x7C6D

Table 444. AN break_link_timer setting 2 (7x810F)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0x004D

Table 445. AN an_wait_timer setting 1 (7x8110)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0xC346

Table 446. AN an_wait_timer setting 2 (7x8111)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0x0023

Table 447. AN link_fail_inhibit_short_timer setting 1 (7x8112)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0xA4E9

Table 448. AN link_fail_inhibit_short_timer setting 2 (7x8113)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0x0035

Table 449. AN link_fail_inhibit_long_timer setting 1 (7x8114)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0x01C5

Table 450. AN link_fail_inhibit_long_timer setting 2 (7x8115)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0x025A

Table 451. AN page_detect_timer setting 1 (7x8116)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0

Table 452. AN page_detect_timer setting 2 (7x8117)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0

Table 453. AN link_status_10G_timer setting 1 (7x8118)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0

Table 454. AN link_status_10G_timer setting 2 (7x8119)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0

Table 455. AN link_status_3G_timer setting 1 (7x811A)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0

Table 456. AN link_status_3G_timer setting 2 (7x811B)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0

Table 457. AN link_status_1G_timer setting 1 (7x811C)

Bit	Name	Description	Access	Default
15:0	maxval[15:0]	Lower 16 bits of 32-bit programmable timer	RW	0

Table 458. AN link_status_1G_timer setting 2 (7x811D)

Bit	Name	Description	Access	Default
15:0	maxval[31:16]	Upper 16 bits of 32-bit programmable timer	RW	0

Table 459. Factory Test Register (7x811E)

Bit	Name	Description	Access	Default
15:8	Reserved	Factory test only. Do not modify this bit group.	RO	0
7	Reserved	Factory test only. Do not modify this bit group.	RW	0
6	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
5	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
4	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
3	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
2	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
1	Reserved	Factory test only. Do not modify this bit group.	RW SC	0
0	Reserved	Factory test only. Do not modify this bit group.	RW SC	0

Table 460. Factory Test Register (7x811F)

Bit	Name	Description	Access	Default
15:7	Reserved	Factory test only. Do not modify this bit group.	RO	0
6	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
5	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
4	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
3	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
2	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
1	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
0	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0

Table 461. AN Hardware Arbitration State Machine state (7x8120)

Bit	Name	Description	Access	Default
15	base_page	0: Transmitting next_page codewords 1: Transmitting base_page codewords	RO	0
14	np_rx	1: NP bit is set in received codeword	RO	0
13:12	Reserved	Reserved (ignore when read)	RO	0
11	training_required	1: HCD is KR_10G, and Link training is required	RO	0
10	RATE_DETECT	0: ASM is not in this state 1: ASM is in this state	RO	0
9	NXTPG_WAIT	0: ASM is not in this state 1: ASM is in this state	RO	0
8	AN_GOOD	0: ASM is not in this state 1: ASM is in this state	RO	0
7	PARLL_DET_FAULT	0: ASM is not in this state 1: ASM is in this state	RO	0
6	AN_GOOD_CHECK	0: ASM is not in this state 1: ASM is in this state	RO	0

Table 461. AN Hardware Arbitration State Machine state (7x8120) (continued)

Bit	Name	Description	Access	Default
5	COMPLETE_ACKNOWLEDGE	0: ASM is not in this state 1: ASM is in this state	RO	0
4	LINK_STATUS_CHECK	0: ASM is not in this state 1: ASM is in this state	RO	0
3	ACKNOWLEDGE_DETECT	0: ASM is not in this state 1: ASM is in this state	RO	0
2	ABILITY_DETECT	0: ASM is not in this state 1: ASM is in this state	RO	0
1	TRANSMIT_DISABLE	0: ASM is not in this state 1: ASM is in this state	RO	0
0	AN_ENABLE	0: ASM is not in this state 1: ASM is in this state	RO	0

Table 462. Factory Test Register (7x8200)

Bit	Name	Description	Access	Default
15	Reserved	Factory test only. Do not modify this bit group.	RW	0
14	Reserved	Factory test only. Do not modify this bit group.	RW	0
13	Reserved	Factory test only. Do not modify this bit group.	RW	0
12	Reserved	Factory test only. Do not modify this bit group.	RO	0
11	Reserved	Factory test only. Do not modify this bit group.	RW	0
10	Reserved	Factory test only. Do not modify this bit group.	RW	0
9	Reserved	Factory test only. Do not modify this bit group.	RO	0
8:7	Reserved	Factory test only. Do not modify this bit group.	RW	0
6	Reserved	Factory test only. Do not modify this bit group.	RO	0
5	Reserved	Factory test only. Do not modify this bit group.	RW	0
4	Reserved	Factory test only. Do not modify this bit group.	RW	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RW	0
1	Reserved	Factory test only. Do not modify this bit group.	RW	0
0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 463. Factory Test Register (7x8201)

Bit	Name	Description	Access	Default
15:8	Reserved	Factory test only. Do not modify this bit group.	RO	0
7	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
6	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
5	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
4	Reserved	Factory test only. Do not modify this bit group.	RO	1
3	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0

Table 463. Factory Test Register (7x8201) (continued)

Bit	Name	Description	Access	Default
2	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
1	Reserved	Factory test only. Do not modify this bit group.	RO/LH	0
0	Reserved	Factory test only. Do not modify this bit group.	RO	0

Table 464. Factory Test Register (7x8203)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 465. Factory Test Register (7x8204)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 466. Factory Test Register (7x8205)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 467. Factory Test Register (7x8220)

Bit	Name	Description	Access	Default
15:13	Reserved	Factory test only. Do not modify this bit group.	RO	0
12	Reserved	Factory test only. Do not modify this bit group.	RW	0
11	Reserved	Factory test only. Do not modify this bit group.	RO	0
10	Reserved	Factory test only. Do not modify this bit group.	RW	0
9	Reserved	Factory test only. Do not modify this bit group.	RW	0
8	Reserved	Factory test only. Do not modify this bit group.	RW	0
7	Reserved	Factory test only. Do not modify this bit group.	RW	0
6	Reserved	Factory test only. Do not modify this bit group.	RW	0
5	Reserved	Factory test only. Do not modify this bit group.	RW	0
4	Reserved	Factory test only. Do not modify this bit group.	RW	0
3	Reserved	Factory test only. Do not modify this bit group.	RW	0
2	Reserved	Factory test only. Do not modify this bit group.	RW	0
1	Reserved	Factory test only. Do not modify this bit group.	RW	0
0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 468. Factory Test Register (7xEF00)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0x00

Table 469. Factory Test Register (7xEF01)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0x00

Table 470. Factory Test Register (7xEF02)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0x00

Table 471. Factory Test Register (7xEF03)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RW	0x00

Table 472. Factory Test Register (7xEF10)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO	0x00

Table 473. Factory Test Register (7xEF11)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO	0x00

Table 474. Factory Test Register (7xEF12)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO	0x00

Table 475. Factory Test Register (7xEF13)

Bit	Name	Description	Access	Default
15:0	Reserved	Factory test only. Do not modify this bit group.	RO	0x00

3.4 EDC Registers

This section provides information about the EDC registers.

Table 476. DC_AGC_LOS Config1 (1xB0C0)

Bit	Name	Description	Access	Default
15	Suppress_Coarse_Adj_on_LOS_Clear	Selects how DC offset correction resumes operation when LOPC/LOS alarms clear. Applicable alarms defined in DC_Offset_Alarm_Mode(1xB0C0.6:4). This setting is ignored if Force_DCx_Fine_Adj=1. 0: DC offset correction performed using coarse resolution mode when correction resumes after the LOPC/LOS alarms clear. 1: DC offset correction performed using fine resolution mode when correction resumes after the LOPC/LOS alarms clear. This guarantees there will be no big jumps in the offset at the expense of taking longer to reach the optimal setting.	RW	0
14	Force_DC2_Fine_Adj	Forces the DC offset correction to operate in fine resolution adjustment mode at times when the algorithm would normally make coarse adjustments. Use of this function will slow down the offset correction performance when alarm conditions clear. For more information, see DC_Offset_Alarm_Mode. 0: DC offset correction makes coarse adjustments when correction mode is first enabled. 1: DC offset correction performed using fine resolution at all times	RW	0
13	Force_DC1_Fine_Adj	Forces the DC offset correction to operate in fine resolution adjustment mode at times when the algorithm would normally make coarse adjustments. Use of this function will slow down the offset correction performance when alarm conditions clear. For more information, see DC_Offset_Alarm_Mode. 0: DC offset correction makes coarse adjustments when correction mode is first enabled. 1: DC offset correction performed using fine resolution at all times	RW	0

Table 476. DC_AGC_LOS Config1 (1xB0C0) (continued)

Bit	Name	Description	Access	Default
12	Force_DC0_Fine_Adj	Forces the DC offset correction to operate in fine resolution adjustment mode at times when the algorithm would normally make coarse adjustments. Use of this function will slow down the offset correction performance when alarm conditions clear. For more information, see DC_Offset_Alarm_Mode. 0: DC offset correction makes coarse adjustments when correction mode is first enabled. 1: DC offset correction performed using fine resolution at all times	RW	0
11	Reserved	Reserved (Ignore when read)	RO	0
10	Skip_DC2_Adj	Selects if DC offset correction is skipped at node 2 when DC offset correction is enabled. Use of this bit serves a function only when DC_Offset_Adj_Enable=1 and DC_Offset_Adj_Suspend=0. 0: DC2 offset correction permitted. 1: DC2 offset correction skipped (i.e. disabled)	RW	0
9	Skip_DC1_Adj	Selects if DC offset correction is skipped at node 1 when DC offset correction is enabled. Use of this bit serves a function only when DC_Offset_Adj_Enable=1 and DC_Offset_Adj_Suspend=0. 0: DC1 offset correction permitted. 1: DC1 offset correction skipped (i.e. disabled)	RW	0
8	Skip_DC0_Adj	Selects if DC offset correction is skipped at node 0 when DC offset correction is enabled. Use of this bit serves a function only when DC_Offset_Adj_Enable=1 and DC_Offset_Adj_Suspend=0. 0: DC0 offset correction permitted. 1: DC0 offset correction skipped (i.e. disabled)	RW	0
7	Reserved	Reserved (Ignore when read)	RO	0
6:04	DC_Offset_Alarm_Mode	Selects the alarm conditions that will halt the DC offset correction logic when the alarm(s) are set. When those same alarm(s) are cleared, coarse adjustments to the DC offsets are made to reach the optimal setting faster. 111: reserved 110: reserved 101: LOPC and software LOS detection 100: LOPC and hardware LOS detection 011: software LOS detection 010: hardware LOS detection 001: LOPC 000: Never. DC offset correction will continue to make fine resolution adjustments to the offsets even when LOPC and LOS alarms are present.	RW	1

Table 476. DC_AGC_LOS Config1 (1xB0C0) (continued)

Bit	Name	Description	Access	Default
3	AGC_Enable	selects when the hardware AGC adjustment logic and LOS detection logic is enabled 0: disabled 1: enabled The difference between AGC adjustments disabled and suspended is the manner in which the AGC resumes operation. Switching from AGC adjustments disabled to enabled causes the gain to be initialized to Init_VGA_Gain, then perform a search for the best setting.	RW	1
2	AGC_Suspend	suspends the LOS detection logic and AGC logic from making adjustments to the gain. Bit valid only if AGC_Enable = 1 0: AGC adjustments enabled 1: adjustments to AGC suspended The difference between AGC adjustments disabled and suspended is the manner in which the AGC resumes operation. When exiting the suspend AGC adjustments state, the logic resumes making 1-step adjustments to the present state of the gain.	RW	0
1	DC_Offset_Adj_Enable	selects when the hardware DC offset correction logic is enabled 0: disabled 1: enabled The difference between DC offset correction disabled and suspended is the manner in which the correction logic resumes operation. Switching from the DC offset correction disabled to enabled state causes the offset settings to jump to 0x00 and then make coarse adjustments to the optimal setting.	RW	1
0	DC_Offset_Adj_Suspend	suspends the DC offset correction logic from making adjustments to all offset settings. Bit valid only if DC_Offset_Adj_Enable = 1 0: DC offset correction enabled 1: DC offset correction suspended The difference between DC offset correction disabled and suspended is the manner in which the correction logic resumes operation. When exiting the suspend offset correction state, offset correction resumes making fine (1-step) adjustments to the offsets from their present state.	RW	0

Table 477. DC_OFF_Timer1 (1xB0C1)

Bit	Name	Description	Access	Default
15:05	Reserved	Reserved (Ignore when read)	RO	0

Table 477. DC_OFF_Timer1 (1xB0C1) (continued)

Bit	Name	Description	Access	Default
4:00	DCoffset_Correction_Time r2	Duration of time given for the DC offset correction logic to react to a new offset settings before making another adjustment. Delay equals this number of 78.125MHz clock cycles. default is ~10mS. 0x0 to 0x2 is invalid.	RW	0x0B

Table 478. DC_OFF_Timer2 (1xB0C2)

Bit	Name	Description	Access	Default
15:00	DCoffset_Correction_Time r1	Duration of time given for the DC offset correction logic to react to a new offset settings before making another adjustment. Delay equals this number of 78.125MHz clock cycles. default is ~10mS. 0x0 to 0x2 is invalid.	RW	0xEBC2

Table 479. AGC_Config2 (1xB0C3)

Bit	Name	Description	Access	Default
15	Reserved	Reserved (Ignore when read)	RO	0
14:08	AGC_Gain_Limit	Defines maximum value the AGC logic will set the VGA gain (i.e. max allowed gain for chip is 0x7F, but never allowing the gain to exceed this register setting may improve performance). VGA gain limit in AGC circuit	RW	0x7F
7	Reserved	Reserved (Ignore when read)	RO	0
6:00	Init_VGA_Gain	Initial VGA gain setting used by AGC circuit when restarting the algorithm. Algorithm restarts when alarm conditions defined in DC_Offset_Alarm_Mode are cleared.	RW	0x17

Table 480. AGC_Config3 (1xB0C4)

Bit	Name	Description	Access	Default
15:10	Reserved	Reserved (Ignore when read)	RO	0
9:00	Peak_Det_Stabilize_Time	Used when measuring input amplitude. Defines period of time given for the peak detector circuit to become valid. Delay equals this number of 78.125 MHz clock cycles. 0x0 to 0x2 is invalid.	RW	0x06C

Table 481. AGC_Config4 (1xB0C5)

Bit	Name	Description	Access	Default
15:14	Reserved	Reserved (Ignore when read)	RO	0
13:08	Ampl_Tolerance	This defines the hysteresis built into the AGC adjustment circuit. The VGA gain will not be adjusted as long as the measured input amplitude is $Inp_Ampl_Target \pm Ampl_Tolerance$.	RW	0x04
7:00	Inp_Ampl_Target	This is the target amplitude desired to be measured at the peak detector when measuring input amplitude. The VGA gain is adjusted to achieve this target setting.	RW	0x6E

Table 482. LOS_Config2 (1xB0C6)

Bit	Name	Description	Access	Default
15:08	LOS_Alarm_Ampl_Thresh	LOS is declared when the input amplitude is < LOS_Alarm_Ampl_Thresh - AND- the VGA gain is	RW	

Table 483. FFE DAC 0 Control (1xB000)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 484. FFE DAC 1 Control (1xB002)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 485. FFE DAC 2 Control (1xB004)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 486. FFE DAC 3 Control (1xB006)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	1
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x4D

Table 487. FFE DAC 4 Control (1xB008)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x7F

Table 488. FFE DAC 5 Control (1xB00A)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x7F

Table 489. FFE DAC 6 Control (1xB00C)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	1
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x39

Table 490. FFE DAC 7 Control (1xB00E)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 491. FFE DAC 8 Control (1xB010)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 492. DFE DAC 0 Control (1xB018)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 493. DFE DAC 1 Control (1xB01A)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 494. DFE DAC 2 Control (1xB01C)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 495. DFE DAC 3 Control (1xB01E)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	Sign 0: 0 1: 1	RW	0
6:0	Control	Control 0x7F: Maximum 0x00: Minimum	RW	0x00

Table 496. FFE 0 Offset Control (1xB020)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 497. FFE 1 Offset Control (1xB022)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 498. FFE 2 Offset Control (1xB024)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 499. FFE 3 Offset Control (1xB026)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 500. FFE 4 Offset Control (1xB028)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0

Table 500. FFE 4 Offset Control (1xB028) (continued)

Bit	Name	Description	Access	Default
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 501. FFE 5 Offset Control (1xB02A)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 502. FFE 6 Offset Control (1xB02C)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 503. FFE 7 Offset Control (1xB02E)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0

Table 503. FFE 7 Offset Control (1xB02E) (continued)

Bit	Name	Description	Access	Default
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 504. FFE 8 Offset Control (1xB030)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4	Sign	Sign 0: 0 1: 1	RW	0
3:0	Magnitude	Magnitude 1111: Maximum 0000: Minimum	RW	0000

Table 505. DFE 0 Offset Control (1xB038)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 506. DFE 1 Offset Control (1xB03A)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 507. DFE 2 Offset Control (1xB03C)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 508. DFE 3 Offset Control (1xB03E)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5	Disable	Disable 0: Enable 1: Disable	RW	0
4:0	Reserved	Factory test only. Do not modify this bit group.	RW	0

Table 509. DC Sense Mux (1xB040)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7:6	RX EDC DCOUT SELECT	Selects Node to output on DCOUT 00: High-Z 01: FP 10: FN 11: (FP+FN)/2	RW	00
5	Enable Peak Detector	0: Disable 1: Enable	RW	0
4	Sign	0: 0 1: 1	RW	0
3	Control	0: Offsets 1: Peak Detector	RW	0
2:0	Control	1xx: latch 011: 2nd summing node 010: 1st summing node 001: output of VGA 000: none	RW	000

Table 510. Peak Detect (1xB042)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7:0	Magnitude	11111111: Maximum 00000000: Minimum	RW	00000000

Table 511. VGA0 Gain (1xB044)

Bit	Name	Description	Access	Default
15:7	Reserved	Reserved (Ignore when read)	RO	0
6:0	Magnitude	1111111: Maximum 0000000: Minimum	RW	0011110

Table 512. VGA0 Boost (1xB046)

Bit	Name	Description	Access	Default
15:4	Reserved	Reserved (Ignore when read)	RO	0
3:0	Magnitude	1111: Maximum 0000: Minimum	RW	1000

Table 513. VGA1 Gain (1xB048)

Bit	Name	Description	Access	Default
15:6	Reserved	Reserved (Ignore when read)	RO	0
5:0	Magnitude	111111: Maximum 000000: Minimum	RW	010100

Table 514. VGA1 Boost (1xB04A)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 515. VGA0 Offset (1xB04C)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	0: 0 1: 1	RW	0
6:0	Magnitude	1111111: Maximum 0000000: Minimum	RW	0000000

Table 516. VGA1 Offset (1xB04E)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	0: 0 1: 1	RW	0

Table 516. VGA1 Offset (1xB04E) (continued)

Bit	Name	Description	Access	Default
6:0	Magnitude	1111111: Maximum 0000000: Minimum	RW	0000000

Table 517. Latch Offset (1xB050)

Bit	Name	Description	Access	Default
15:8	Reserved	Reserved (Ignore when read)	RO	0
7	Sign	0: 0 1: 1	RW	0
6:0	Magnitude	1111111: Maximum 0000000: Minimum	RW	0000000

Table 518. Evalve (1xB058)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 519. Pattern (1xB05A)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RW	0

Table 520. Mask (1xB05C)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RW	0

Table 521. Count (1xB05E)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 522. Error Sample Timing Fine Control (1xB060)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RW	0

Table 523. Error Sample Timing Coarse Control (1xB062)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 524. Eoff (1xB064)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 525. EPTR (1xB066)

Bit	Name	Description	Access	Default
15:0	Control		RW	FFFF

Table 526. ENTR (1xB068)

Bit	Name	Description	Access	Default
15:0	Control		RW	FFFF

Table 527. EDC Control Misc (1xB06A)

Bit	Name	Description	Access	Default
15:2	Reserved	Reserved (Ignore when read)	RO	0
1	Selmdb	0: 0 1: 1	RW	0
0	Reserved	Reserved (Ignore when read)	RO	0

Table 528. Ncounto1 (1xB070)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 529. Ncounto2 (1xB072)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 530. Ecounto1 (1xB074)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 531. Ecounto2 (1xB076)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 532. Ucounto1 (1xB078)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

Table 533. Dcounto1 (1xB07A)

Bit	Name	Description	Access	Default
15:0	Reserved	Reserved (Ignore when read)	RO	0

3.5 SFP Registers

This section provides information about the SFP registers.

Table 534. (30x8000)

Bit	Name	Description	Access	Default
15	I2C Speed Select	0: 400 kHz 1: 100 kHz	RW	0
14	Interface Select	0: MDIO/I2C Slave Interface 1: uP interface	RW	0
13	Reserved		RW	0
12	Reset Sequence Disable	0: Enable Reset Sequence 1: Disable Reset Sequence	RW	0
11:5	Reserved		RW	0
4	Command	0: Read 1: Write	RW	0
3:2	MDIO/I2C Slave Interfaces Command Status	00: IDLE 01: Command Completed 10: Command in Progress 11: Command Failed	RO	0

Table 534. (30x8000) (continued)

Bit	Name	Description	Access	Default
1:0	uP Interfaces Command Status	00: IDLE 01: Command Completed 10: Command in Progress 11: Command Failed	RO	00

Table 535. I2C Slave Device ID (30x8001)

Bit	Name	Description	Access	Default
15:0	SFP+ device ID	Using 7 bits addressing. 0x50 is for slave ID A0.	RW	0x0050

Table 536. Starting Slave Device Memory Location (30x8002)

Bit	Name	Description	Access	Default
15:0	Slave_Mem_Start_Addr	Store the starting address of the slave device memory	RW	0x0000

Table 537. Number of Bytes to be Read (30x8003)

Bit	Name	Description	Access	Default
15:0	NumB_Read	Number of registers to be read	RW	0x0020

Table 538. Starting On-Chip Register Address to Store Read Data (30x8004)

Bit	Name	Description	Access	Default
15:0	Phy_Mem_Start_Addr	Starting on-chip register to store the read data from SFP+	RW	0x8010

Table 539. Write Data (30x8005)

Bit	Name	Description	Access	Default
15:0	WR_Data_Buf	Write data buffer	RW	0

Table 540. (30x800F)

Bit	Name	Description	Access	Default
15:1	Reserved		RW	0
0	uP Reservation	0: Open to All interface 1: Reserved I2C Master for uP	RW	0

Table 541. Storage for Read Data (30x8010-801F)

Bit	Name	Description	Access	Default
15:0	RD_Data_Buf	Storage for the Read data from SFP+	RO	0

4 Electrical Specifications

This section provides the DC characteristics, AC characteristics, recommended operating conditions, and stress ratings for the VSC8488 device.

4.1 DC Characteristics

This section contains the DC specifications for the VSC8488 device.

4.1.1 Low-Speed Inputs and Outputs

The following table lists the DC specifications for the LVTTTL inputs and outputs for the VSC8488 device. When VDDMDIO is set to 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V as the VDDTTL, the following specifications apply to MDIO as well.

Table 542. MDIO and LVTTTL Inputs and Outputs

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Output high voltage, LVTTTL ⁽¹⁾	V_{OH_TTL}	2.4 1.8 1.35 0.95 0.65	V_{DDTTL}	V	$V_{DDTTL} = 3.3\text{ V}$ and $I_{OH} = -4\text{ mA}$ $V_{DDTTL} = 2.5\text{ V}$ and $I_{OH} = -4\text{ mA}$ $V_{DDTTL} = 1.8\text{ V}$ and $I_{OH} = -2\text{ mA}$ $V_{DDTTL} = 1.5\text{ V}$ and $I_{OH} = -2\text{ mA}$ $V_{DDTTL} = 1.2\text{ V}$ and $I_{OH} = -1\text{ mA}$
Output high voltage, open drain	V_{OH_OD}	2.4 1.8 1.4 1.05 0.85	V_{DDTTL}	V	$V_{DDTTL}/V_{DDMDIO} = 3.3\text{ V}$ and $I_{OH} = 100\text{ }\mu\text{A}$ $V_{DDTTL}/V_{DDMDIO} = 2.5\text{ V}$ and $I_{OH} = 100\text{ }\mu\text{A}$ $V_{DDTTL}/V_{DDMDIO} = 1.8\text{ V}$ and $I_{OH} = 100\text{ }\mu\text{A}$ $V_{DDTTL}/V_{DDMDIO} = 1.5\text{ V}$ and $I_{OH} = 100\text{ }\mu\text{A}$ $V_{DDTTL}/V_{DDMDIO} = 1.2\text{ V}$ and $I_{OH} = 100\text{ }\mu\text{A}$
Output low voltage (LVTTTL, open drain)	V_{OL}		0.5 0.5 0.4 0.25 0.2	V	$V_{DDTTL}/V_{DDMDIO} = 3.3\text{ V}$ and $I_{OL} = 4\text{ mA}$ $V_{DDTTL}/V_{DDMDIO} = 2.5\text{ V}$ and $I_{OL} = 4\text{ mA}$ $V_{DDTTL}/V_{DDMDIO} = 1.8\text{ V}$ and $I_{OL} = 2\text{ mA}$ $V_{DDTTL}/V_{DDMDIO} = 1.5\text{ V}$ and $I_{OL} = 2\text{ mA}$ $V_{DDTTL}/V_{DDMDIO} = 1.2\text{ V}$ and $I_{OL} = 1\text{ mA}$
Input high voltage	V_{IH}	2.0 1.7 1.2 1.05 0.90	V_{DDTTL}	V	$V_{DDTTL}/V_{DDMDIO} = 3.3\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 2.5\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.8\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.5\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.2\text{ V}$
Input low voltage	V_{IL}		0.8 0.8 0.6 0.45 0.36	V	$V_{DDTTL}/V_{DDMDIO} = 3.3\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 2.5\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.8\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.5\text{ V}$ $V_{DDTTL}/V_{DDMDIO} = 1.2\text{ V}$
Input high current	I_{IH}		500	μA	$V_{IH} = V_{DDTTL}/V_{DDMDIO}$
Input low current	I_{IL}	-50		μA	$V_{IL} = 0\text{ V}$

1. The V_{REF} of the downstream logic might need adjustment to interface with HSTL-12 logic.

4.1.2 Reference Clock

The following table lists the DC specifications for the reference clock for the VSC8488 device.

Table 543. Reference Clock

Parameter	Symbol	Minimum	Maximum	Unit	Condition
DC common-mode voltage	V_{ICM_DC}	0.65	1.0	V	DC-coupled LVPECL inputs
Single-ended input swing	ΔV_{I_SE}	250	1200	mV _{p-p}	CML or LVPECL reference clock input
Differential input swing	ΔV_{I_DIFF}	350	2400	mV _{p-p}	CML or LVPECL reference clock input

4.1.3 MDIO Interface

The following table lists the DC specifications for the MDIO interface of the VSC8488 device.

Table 544. MDIO Interface

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Input high voltage ⁽¹⁾	V_{IH}	0.95	V_{DDMDIO}	V	$V_{DDMDIO} = 1.2\text{ V}$
Input low voltage	V_{IL}	0	0.36	V	
Output high voltage ⁽²⁾	V_{OH}	1.0	V_{DDMDIO}	V	$I_{OH} = -100\ \mu\text{A}$
Output low voltage	V_{OL}	0	0.2	V	$I_{OL} = 100\ \mu\text{A}$
Output high current during tri-state	I_{OZH}	-100	100	μA	$V_I = 1.2\text{ V}$
Output low current	I_{OL}	4.0		mA	$V_I = 0.2\text{ V}$
Input capacitance	C_{IN}		10	pF	
Bus loading	C_L		470	pF	

1. Maximum input high voltage must not exceed V_{DDMDIO} .
2. Output is open drain and pulled up to V_{DDMDIO} through a 4.7 k Ω resistor.

4.2 AC Characteristics

This section contains the AC specifications for the VSC8488 device. The specifications apply to all channels.

4.2.1 Receiver Specifications

This section includes the receiver specifications.

The specifications in the following table correspond to SFI point D. Point D assumes that the input is from a compliant point C output and a compliant SFI or XFI channel according to the SFP+ standard (SFF-8431) or the XFP multisource agreement (INF-8077i).

Table 545. SFI Input Receiver (SFI Point D)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
RXIN input data rate, 10 Gbps		9.95	10.3125	10.6	Gbps	10 Gbps mode
RXIN input data rate, 1.25 Gbps			1.25		Gbps	1.25 Gbps mode
RXIN input data rate, 3 Gbps			3.125		Gbps	3 Gbps mode
RXIN linear mode differential input data swing	$\Delta VRXIN_{LINEAR}$	90		600	mV	Voltage modulation amplitude (VMA)
RXIN limiting mode differential input data swing	$\Delta VRXIN_{LIMITING}$	105		850	mV	Measured peak-to-peak
RXIN AC common-mode voltage	V_{CM}			15	mV (RMS)	
Differential input S-parameter, 0.01 GHz to 2.8 GHz ⁽¹⁾	SDD11		-12		dB	0.01 GHz to 2.8 GHz
Differential input S-parameter, 2.8 GHz to 11 GHz ⁽¹⁾	SDD11		See note ⁽²⁾		dB	2.8 GHz to 11 GHz
Differential to common-mode conversion ⁽³⁾	SCD11		-15		dB	0.01 GHz to 11 GHz

1. Reference differential impedance is 100 Ω .

2. Return loss value is given by the equation $SDD11(dB) = -8.15 + 13.33 \log_{10}(f/5.5)$, with f in GHz.

3. The test set common-mode reference impedance is 25 Ω .

Table 546. Receive Path Input

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Input amplitude, without offset optimization	$ V_{ID_RXIN} $	90		700	mV	AC-coupled, both sides driven. BER 1×10^{-12} .
Back-to-back optical sensitivity with PIN	S_{PIN}		-19		dBm	40 km EML with PIN. BER 1×10^{-12} .

Table 546. Receive Path Input (continued)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Dispersion penalty with PIN	DP _{PIN}		1		dBm	Up to ±1600 ps/nm dispersion, 40 km EML.
Back-to-back optical sensitivity with APD	S _{APD}		-26		dBm	80 km EML with APD. BER 1×10 ⁻¹² . 10.7 Gbps with offset optimized.
Dispersion penalty with APD	DP _{APD}		1		dBm	Up to ±2000 ps/nm dispersion 80 km EML. 10.7 Gbps with offset optimized.
OSNR penalty per 0.1 nm, 10.709 Gbps	OSNR _{RATE_PEN}		0		dB	OSNR penalty measured for < 3.3×10 ⁻⁵ BER. Up to ±1500 ps/nm dispersion. Optimized decision threshold and EDC feature enabled.
OSNR penalty per 0.1 nm, 11.3 Gbps	OSNR _{RATE_PEN}		0.5		dB	OSNR penalty measured for < 3.3×10 ⁻⁵ BER. Up to ±1500 ps/nm dispersion. Optimized decision threshold and EDC feature enabled.
OSNR variation vs. fiber dispersion at BER < 3.3 × 10 ⁻⁵ (±1500 ps/nm)	OSNR _{DISP_VAR}			3	dB	Up to ±1500 ps/nm.
OSNR variation vs. fiber dispersion at BER < 3.3 × 10 ⁻⁵ (±1200 ps/nm)	OSNR _{DISP_VAR}			1.8	dB	Up to ±1200 ps/nm.
OSNR variation vs. fiber dispersion at BER < 3.3 × 10 ⁻⁵ (±800 ps/nm)	OSNR _{DISP_VAR}			1.5	dB	Up to ±800 ps/nm.
OSNR variation over temperature -5 °C to 75 °C	OSNR _{TEMP_VAR}			0.5	dB	OSNR 12 dB to 17 dB. Dispersion = 0 ps/nm.
BER variation over Rx power (BER high/BER low)	BER _{PWR_VAR}	5		10		15 dB OSNR. Rx power = -20 dBm to -6 dBm.
BER vs. input power	BER _{PWR}			3.30E-05		0 ps/nm and 13 dB OSNR for -20 dBm to -6 dBm Rx power.

Table 547. 1.25 Gbps SFI Input Jitter

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Total jitter tolerance	TJT			0.749	UI	1.25 Gbps. Measured peak-to-peak.


Table 547. 1.25 Gbps SFI Input Jitter (continued)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Deterministic jitter	DJ			0.462	UI	1.25 Gbps. Measured peak-to-peak.
Eye mask X1	X1		0.35		UI	1.25 Gbps. Measured peak-to-peak. See Figure 46, page 312.
Eye mask Y1	Y1	125			mV	1.25 Gbps. Measured peak-to-peak. See Figure 46, page 312.
Eye mask Y2	Y2			600	mV	1.25 Gbps. Measured peak-to-peak. See Figure 46, page 312.

Table 548. SONET 10G Input Jitter

Parameter	Symbol	Minimum	Condition
Sinusoidal jitter tolerance, 9.95 Gbps to 10.3 Gbps	SJT	2× jitter mask	GR-253 and 10 GbE masks according to SONET OC-192 and IEEE 802.3ae standards
Jitter tolerance, 10.3 Gbps and higher	JT	1.5× jitter mask	10 GbE mask according to IEEE 802.3ae standards

Figure 46. Receive Path Input Compliance Mask



The following table lists the CRU input specifications for the VSC8488 device.

Table 549. 10-Gigabit Serial Data Input for CRU

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Total jitter tolerance	TOL _{JIT_P-P}		0.70	UI	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1
99% jitter	99% _{JIT_P-P}		0.42	UI	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1

Table 549. 10-Gigabit Serial Data Input for CRU (continued)

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Pulse width shrinkage jitter	DDPWS _{JIT_p-p}		0.3	UI	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1
Sinusoidal jitter, Datacom, SFI	S _{J_DAT_SFI}		See Figure 48, page 314		SFF-8431 revision 4.1 Datacom mask
Sinusoidal jitter, Datacom, XFI	S _{J_DAT_XFI}		See Figure 49, page 314		INF-8077i revision 4.5 Datacom mask
Sinusoidal jitter, Telecom, XFI	S _{J_TEL_XFI}		See Figure 50, page 315		INF-8077i revision 4.5 Telecom mask
Eye mask X1	X1		0.35	UI	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1
Eye mask Y1	Y1	150		mV	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1
Eye mask Y2	Y2		425	mV	Calibrated and measured at point C", as specified in SFF-8431 revision 4.1

Figure 47. 10-Gigabit Data Input Compliance Mask (SFP+)




Figure 48. Datacom Sinusoidal Jitter Tolerance






Figure 49. XFI Datacom Input Sinusoidal Jitter Tolerance



Downloaded by Iqilbert@nevision.com on May 4, 2011 from Vitesse.com

Figure 50. XFI Telecom Input Sinusoidal Jitter Tolerance



4.2.2 Transmitter Specifications

This section includes the transmitter specifications.

The specifications in the following table correspond to SFI point B. Point B is after a standard-compliant SFI or XFI channel, as defined in the SFP+ standard (SFF-8431) or the XFP multisource agreement (INF-8077i).

Note Compliance point A is not provided, because it is not a normative specification in the standards.

Table 550. SFI Output Driver (SFI Point B)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Termination mismatch	ΔZ_M			5	%	
DC common-mode voltage	V_{CM}	0		3.6	V	
Output AC common-mode voltage				15	mV (RMS)	
Differential output S-parameter, 0.01 GHz to 2.0 GHz ⁽¹⁾	SDD22		-12		dB	0.01 GHz to 2.0 GHz
Differential output S-parameter, 2.0 GHz to 11.1 GHz ⁽¹⁾	SDD22		See note ⁽²⁾		dB	2.0 GHz to 11.1 GHz
Common-mode output S-parameter, 0.01 GHz to 2.5 GHz	SCC22		See note ⁽³⁾		dB	0.01 GHz to 2.5 GHz
Common-mode output S-parameter, 2.5 GHz to 11.1 GHz	SCC22		-3		db	2.5 GHz to 11.1 GHz

- Reference differential impedance is 100 Ω .
- Reflection coefficient given by the equation $SDD22(\text{dB}) = -6.15 + 13.33 \text{Log}_{10}(f/5.5)$, with f in GHz.
- S-parameter equation $SCC22(\text{dB}) = -12 + 2.8 \times f$.

The jitter performance specifications in the following table correspond to point B.

Table 551. SFI Output Specifications for Jitter Performance (SFI Point B)

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Total jitter	TJ		0.28	UI	Calibrated and measured at point B, as specified in SFF-8431 revision 4.1.
Data-dependant jitter	DDJ		0.1	UI	Calibrated and measured at point B, as specified in SFF-8431 revision 4.1.
Data-dependant pulse width shrinkage	DDPWS _{p-p}		0.055	UI	Calibrated and measured at point B, as specified in SFF-8431 revision 4.1.
Uncorrelated jitter	UJ		0.023	UI (RMS)	Calibrated and measured at point B, as specified in SFF-8431 revision 4.1.
Eye mask X1	X1		0.12	UI	Measured at 5e-5 mask hit ratio. See Figure 51 , page 317.
Eye mask X2	X2		0.33	UI	Measured at 5e-5 mask hit ratio. See Figure 51 , page 317.
Eye mask Y1	Y1	95		mV	Measured at 5e-5 mask hit ratio. See Figure 51 , page 317.
Eye mask Y2	Y2		350	mV	See Figure 51 , page 317.


The following table lists the transmit path output specifications for SFI point B. Point B follows a standard-compliant SFI or XFI channel, as defined in the SFP+ standard (SFF-8431) or the XFP multisource agreement (INF-8077i). Compliance point A is not provided, because it is not a normative specification in the standards.

Table 552. Transmit Path SFP+ Direct Attach Copper Output

Parameter	Symbol	Minimum	Maximum	Unit	Condition
SFP+ direct attach copper voltage modulation amplitude, peak-to-peak	VMA	300		mV	See SFF-8431 section D.7.
SFP+ direct attach copper transmitter Qsq	Q _{sq}	63.1			Qsq = 1/RN if the one level and zero level noises are identical. See SFF-8431 section D.8.
SFP+ direct attach copper output AC common-mode voltage			12	mV (RMS)	See SFF-8431 section D.15.
SFP+ direct attach copper host output TWDPc	TWDPc		10.7	dB	Host electrical output measured using SFF-8431 Appendix G, including copper direct attach stressor.

The following illustration shows the eye mask associated with the Tx SFI output.

Figure 51. SFI Transmit Differential Output Compliance Mask




The following table and illustration provide information about the transmit path output specifications for SFI point B. Point B follows a standard-compliant SFI or XFI channel, as defined in the SFP+ standard (SFF-8431) or the XFP multisource agreement (INF-8077i). Compliance point A is not provided, because it is not a normative specification in the standards.

Table 553. Transmit Path SFI Direct Attach Copper Output

Parameter	Symbol	Minimum	Maximum	Unit	Condition
AC common-mode voltage	V_{OCM_AC}		15	mV (RMS)	
Differential output return loss	$S22_{DIFF}$		TBD	dB	
Single-ended output return loss	$S22_{SE}$		TBD	dB	
SFP+ direct attach copper voltage modulation amplitude, peak-to-peak	VMA	300		mV	See SFF-8431 section D.7.
SFP+ direct attach copper transmitter Q_{sq}	Q_{sq}	63.1			$Q_{sq} = 1/RN$ if the one level and zero level noises are identical. See SFF-8431 section D.8.
SFP+ direct attach copper output AC common-mode voltage			12	mV (RMS)	See SFF-8431 section D.15.
SFP+ direct attach copper host output TWDPc	TWDPc		10.7	dB	Host electrical output measured using SFF-8431 Appendix G, including copper direct attach stressor.

Note For optimal channel jitter performance, set the Tx output driver slew rate control register to the maximum slew rate.

Figure 52. Transmit Path Differential Output Compliance Mask



The following table provides the AC specifications for the KR output driver.

Table 554. Transmit Path KR Output

Parameter	Minimum	Maximum	Unit	Condition
Signaling speed	10.3125 – 100 ppm	10.3125 + 100 ppm	Gbps	
Differential peak-to-peak output voltage		1200	mV	
Differential peak-to-peak output voltage with Tx disabled		30	mV	
Common-mode voltage limits	0	1.9	V	
Differential output return loss, 0.05 GHz to 2.5 GHz		-9	dB	0.05 GHz to 2.5 GHz
Differential output return loss, 2.5 GHz to 7.5 GHz		$-9 + 12 \times \log(f/2.5)$	dB	2.5 GHz to 7.5 GHz
Common-mode output return loss, 0.05 GHz to 2.5 GHz		-6	dB	0.05 GHz to 2.5 GHz
Common-mode output return loss, 2.5 GHz to 7.5 GHz		$-6 + 12 \times \log(f/2.5G)$	dB	2.5 GHz to 7.5 GHz
Transition time (20% to 80%)	24	47	ps	

The following table provides the jitter specifications for the KR output driver.

Table 555. Transmit Path KR Output Jitter

Parameter	Symbol	Maximum	Unit	Condition
Random jitter	RJ	0.15	UI	BER 1e-12
Deterministic jitter	DJ	0.15	UI	
Duty cycle distortion	DCD	0.035	UI	
Total jitter	TJ	0.28	UI	

The following table lists the XAUI input specifications for the VSC8488 device.


Table 556. XAUI Input

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Input baud rate	f	3.125 – 100 ppm		3.1875 + 100 ppm	Gbps	
Unit interval	UI		320		ps	3.125 Gbps – 100 ppm to 3.1875 Gbps + 100 ppm
Differential input amplitude	V _{IN_DIFF}	75		1600	mV	AC-coupled, measured peak-to-peak each side (both sides driven)
Common-mode input voltage	V _{IN_CM}	0.75		$V_{DD12X0}/V_{DD12X1} - 0.05$	V	Midpoints between high and low voltages, measured at DC
Differential return loss ⁽¹⁾	RL _{DIFF}		-10		dB	100 Ω differential reference impedance
Common-mode return loss	RL _{CM}		-6		dB	100 MHz to 2.5 GHz, 25 Ω reference impedance
Differential skew	SK _{DIFF}			75	ps	Between true and complement inputs
Jitter tolerance, total	TOL _{TJ}	0.65			UI	Measured peak-to-peak, see IEEE 802.3ae-2002, clause 47.3.4
Jitter tolerance, deterministic	TOL _{DJ}	0.37			UI	Measured peak-to-peak, see IEEE 802.3ae-2002, clause 47.3.4
Jitter tolerance, deterministic plus random jitter	TOL _{DJ+RJ}	0.55			UI	Measured peak-to-peak, see IEEE 802.3ae-2002, clause 47.3.4

1. Limited sample size tested under nominal conditions.

The following illustration shows the sinusoidal jitter tolerance for the XAUI receiver input.

Figure 53. XAUI Receiver Input Sinusoidal Jitter Tolerance



The following table lists the XAUI output specifications for the VSC8488 device.

Table 557. XAUI Output

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Output baud rate	f	3.125 – 100 ppm		3.1875 + 100 ppm	Gbps	
Unit interval	UI		320		ps	3.125 Gbps – 100 ppm to 3.1875 Gbps + 100 ppm.
Differential output voltage	XV _{OUT_DIFF}	100		800	mV	Single-ended, AC-coupled. Measured peak-to-peak at far end, both sides driven with no offset applied. HISWNG = 0.
Output impedance ⁽¹⁾	Z _{OUT}	80	100	120	Ω	Differential.
Differential output return loss ⁽¹⁾	RLO _{DIFF}		–10		dB	100 MHz to 781.25 MHz, reducing 20 dB per decade up to 3.5 GHz. Includes on-device circuitry, packaging, and off-device components. 100 Ω test source.
Common-mode output return loss ⁽¹⁾	RLO _{CM}		–6		dB	100 MHz to 2.5 GHz over valid output levels. Includes on-device circuitry, packaging, and off-device components. 25 Ω test source.
Rise time and fall time	t _R , t _F	60		130	ps	20% – 80%.
Total jitter	TJ			0.55	UI	Measured peak-to-peak, no pre-emphasis at far end template.
Deterministic jitter	DJ			0.37	UI	Measured peak-to-peak, no pre-emphasis at far end template.


Table 557. XAUI Output (continued)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Eye mask X1	X1			0.275	UI	Measured at far end template. See Figure 54, page 321.
Eye mask X2	X2			0.40	UI	Measured at far end template. See Figure 54, page 321.
Eye mask A1	A1	100			mV	HISWNG = 0. Measured at far end template. See Figure 54, page 321.
Eye mask A2	A2			800	mV	HISWNG = 0. Measured at far end template. See Figure 54, page 321.

1. Limited sample size tested under nominal conditions.

The following illustration shows the compliance mask for the XAUI output.

Figure 54. XAUI Output Compliance Mask



The following table lists the timing clock specifications for the VSC8488 device.

Table 558. Reset

Parameter	Symbol	Minimum	Unit	Condition
Minimum reset pulse width	T_{RESET}	0.1	μs	All power supplies are stable

The following table lists the reference clock specifications (XREFCK, SREFCK, WREFCK) for the VSC8488 device.

Table 559. Reference Clock

Parameter	Symbol	Minimum	Maximum	Unit	Condition
XREFCK, SREFCK, and WREFCK frequency	f_{REFCLK}	148 MHz – 100 ppm	165 MHz + 100 ppm	MHz	Pins: REFSEL[1:0] = 00 ⁽¹⁾
XREFCK, SREFCK, and WREFCK duty cycle	DC_{REFCK}	40	60	%	

Table 559. Reference Clock (continued)

Jitter tolerance	$J_{TL:REFCLK}$	1.1	ps (rms)	12 kHz to 20 MHz
------------------	-----------------	-----	----------	------------------

- The REFCLK rate multiply with the internal multiplier cannot exceed a data line rate of 10.6 Gbps.

Note The clock rate for the SREFCK and WREFCK can be 4x as specified when the internal multiplier is 16x.

4.2.3 Two-Wire Serial (Slave) Interface


This section contains information about the AC specifications for the two-wire serial slave interface.

Table 560. Two-Wire Serial Interface

Parameter	Symbol	Standard		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Serial clock frequency	f_{SCL}		100		400	kHz
Hold time START condition after this period, the first clock pulse is generated	$t_{HD:STA}$	4.0		0.6		μ s
Low period of SCL	t_{LOW}	4.7		1.3		μ s
High period of SCL	t_{HIGH}	4.0		0.6		μ s
Data hold time	$t_{HD:DAT}$	0	3.45	0	0.9	μ s
Data setup time	$t_{SU:DAT}$	250		100		ns
Rise time for SDA and SCL	t_R		1000		300	ns
Fall time for SDA and SCL	t_F		300		300	ns
Setup time for STOP condition	$t_{SU:STO}$	4.0		0.6		μ s
Bus free time between a STOP and START	t_{BUF}	4.7		1.3		μ s
Capacitive load for SCL and SDA bus line	C_B		400		330	pF
External pull-up resistor ⁽¹⁾	R_P	900	$8 \times 10^{-7}/C_B$	900	$3 \times 10^{-7}/C_B$	W

- Minimum value is determined from I_{OL} and internal reliability requirements. Maximum value is determined by load capacitance. Vitesse recommends 10 k Ω for typical applications in which capacitance loads are below the specified minimums.

Figure 55. Two-Wire Serial Interface Timing



S = START, P = STOP, and Sr = repeated START.

4.2.4 MDIO Interface


This section contains information about the AC specifications for the MDIO interface.

Table 561. MDIO Interface

Parameter	Symbol	Minimum	Maximum	Unit	Condition
MDIO data hold time	t_{HOLD}	10		ns	
MDIO data setup time	t_{SU}	10		ns	
Delay from MDC rising edge to MDIO data change	t_{DELAY}		300	ns	
MDC clock rate	f		2.5	MHz	12.0 MHz is supported at 50% DC and capacitance < 2 pF


The following illustration shows the timing with the MDIO sourced by STA.

Figure 56. Timing with MDIO Sourced by STA



The following illustration shows the timing with the MDIO sourced by MMD.

Figure 57. Timing with MDIO Sourced by MMD



The following table lists the clock output specifications (RX0CKOUT, RX1CKOUT, TX0CKOUT, TX1CKOUT) for the VSC8488 device.

Table 562. Clock Output

Parameter	Symbol	Minimum	Maximum	Unit
RX0CKOUT, RX1CKOUT, TX0CKOUT, and TX1CKOUT jitter generation	JG_{C64}		0.11	UI
RX0CKOUT, RX1CKOUT, TX0CKOUT, and TX1CKOUT output swing	ΔV	320	800	mV

4.3 Operating Conditions

To ensure that the control pins remain set to the desired configured state when the VSC8488 device is powered up, it is required to perform a reset through the reset pin after power-up and after the control pins are steady for 1 ms.

Table 563. Recommended Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
1.2 V power supply voltage	V_{DD12TX} V_{DD12X} V_{DDB12}	1.14	1.2	1.26	V	
1.2 V power supply current	I_{DD12}		1762		mA	XAUI to 10 gigabit data in LAN mode
1.8 V power supply voltage	$V_{DDB18RX}$ $V_{DDB18TX}$		372		mA	XAUI to 10 gigabit data in LAN mode
Power consumption, LAN	P_{DD}		2395		mW	XAUI to XFI in LAN
Power consumption, WAN	P_{DD}		2524		mW	XAUI to XFI in WAN
3.3 V TTL I/O power supply voltage	V_{DDTTL}	3.14	3.3	3.47	V	$V_{DDTTL} = 3.3 V$

Table 563. Recommended Operating Conditions (continued)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
2.5 V TTL I/O power supply voltage	V_{DDTTL}	2.38	2.5	2.63	V	$V_{DDTTL} = 2.5\text{ V}$
1.8 V TTL I/O power supply voltage	V_{DDTTL}	1.71	1.8	1.89	V	$V_{DDTTL} = 1.8\text{ V}$
1.5 V TTL I/O power supply voltage	V_{DDTTL}	1.43	1.5	1.58	V	$V_{DDTTL} = 1.5\text{ V}$
1.2 V TTL I/O power supply voltage	V_{DDTTL}	1.14	1.2	1.26	V	$V_{DDTTL} = 1.2\text{ V}$
TTL I/O power supply current	I_{DDTTL}		15		mA	$V_{DDTTL} = 3.3\text{ V}, 2.5\text{ V}, 1.8\text{ V}, 1.5\text{ V},$ and 1.2 V
Operating temperature ⁽¹⁾	T	-40		110	°C	

1. Minimum specification is ambient temperature, and the maximum is junction temperature.

4.4 Stress Ratings

This section contains the stress ratings for the VSC8488 device.

Warning Stresses listed in the following table may be applied to devices one at a time without causing permanent damage. Functionality at or exceeding the values listed is not implied. Exposure to these values for extended periods may affect device reliability

Table 564. Stress Ratings

Parameter	Symbol	Minimum	Maximum	Unit
3.3 V power supply voltage, potential to ground	V_{DDTTL}	-0.5	3.8	V
2.5 V power supply voltage, potential to ground	V_{DDTTL}	-0.5	2.9	V
1.8 V power supply voltage, potential to ground	V_{DDTTL}	-0.5	2.1	V
1.2 V power supply voltage, potential to ground	V_{DDB12}	-0.5	1.32	V
DC input voltage	V_I	-0.3	V_{DDTTL} or $V_{DDB12} + 0.3$	V
Output current (LVTTTL)	I_{O_VDDTTL}	-16	16	mA
Absolute XAUI output voltage	V_{XAUI_ABS}	-0.4	2.3	V
Storage temperature	T_S	-65	150	°C

Warning This device can be damaged by electrostatic discharge (ESD) voltage. Vitesse recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may adversely affect reliability of the device.

5 Pin Descriptions

The VSC8488 device has 196 pins, which are described in this section.



The pin information is also provided as an attached Microsoft Excel file, so that you can copy it electronically. In Adobe Reader, double-click the attachment icon.

5.1 Pin Diagram

The following illustration shows the pin diagram for the VSC8488 device.

Figure 58. Pin Diagram

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	GND	GND	XTX0_3P	XTX0_2P	XTX0_1P	XTX0_0P	STWA1	RX0CKOUTN	GND	TX0CKOUTN	GND	GND	GND	GND
B	GND	GND	XTX0_3N	XTX0_2N	XTX0_1N	XTX0_0N	STWA0	RX0CKOUTP	GND	TX0CKOUTP	GND	GND	RXINON	RXINOP
C	XRX0_0P	XRX0_0N	XAUIFILT0	GND	GND	RESETN	VDDMDIO	PADDR2	VDDTLU	STWA2	RXCREFILT0	GND	GND	GND
D	XRX0_1P	XRX0_1N	GND	GPIO_0	GPIO_1	LOPC0	MDC	RESERVED1	STWSDA	PADDR1	RXINCM0	GND	TXOUT0P	TXOUT0N
E	XRX0_2P	XRX0_2N	GND	GPIO_2	GPIO_3	PADDR4	MDIO	RESERVED2	STWSCL	PADDR3	CMUFILT0	GND	GND	GND
F	XRX0_3P	XRX0_3N	GND	GPIO_4	GPIO_5	GND	VDD12TX0	GND	VDD18RX0	VDD18RX0	GND	GND	XREFCKP	XREFCKN
G	GND	GND	GND	VDD12X0	VDD12X0	GND	VDDCLK	GND	VDD12TX0	VDD18TX0	GND	GND	GND	GND
H	XTX1_0P	XTX1_0N	GND	VDDB12	VDDB12	GND	VDDB12	GND	VDD12TX1	VDD18TX1	GND	SREFCKP	GND	WREFCKP
J	XTX1_1P	XTX1_1N	GND	VDD12X1	VDD12X1	GND	VDD12TX1	GND	VDD18RX1	VDD18RX1	GND	SREFCKN	GND	WREFCKN
K	XTX1_2P	XTX1_2N	GND	GPIO_6	GPIO_7	GPIO_8	RESERVED3	TDO	TCK	TRSTB	MODE0	GND	GND	GND
L	XTX1_3P	XTX1_3N	GND	GPIO_9	GPIO_10	GPIO_11	RESERVED4	TDI	SCAN_EN	MODE2	CMUFILTR	GND	RXIN1P	RXIN1N
M	GND	GND	XAUIFILT1	GND	TMS	VDDTLL	LOPC1	ANATEST	MODE1	TMON	RXCREFILT1	GND	GND	GND
N	GND	XRX1_0P	XRX1_1P	XRX1_2P	XRX1_3P	GND	RX1CKOUTP	GND	TX1CKOUTP	GND	RXINCM1	GND	TXOUT1N	TXOUT1P
P	GND	XRX1_0N	XRX1_1N	XRX1_2N	XRX1_3N	GND	RX1CKOUTN	GND	TX1CKOUTN	GND	CMUFILT1	GND	GND	GND

5.2 Pins by Function

This section contains the functional pin descriptions for the VSC8488 device.

5.2.1 General Purpose Inputs and Outputs

The following table lists the general purpose I/O pins for the VSC8488 device.

Table 565. Microcontroller Pins

Name	Number	I/O	Type	Description
GPIO_0	D4	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 0
GPIO_1	D5	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 1
GPIO_2	E4	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 2
GPIO_3	E5	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 3
GPIO_4	F4	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 4
GPIO_5	F5	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 5
GPIO_6	K4	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 6
GPIO_7	K5	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 7
GPIO_8	K6	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 8
GPIO_9	L4	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 9
GPIO_10	L5	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 10
GPIO_11	L6	I/O	LVTTTL_in/LVTTTL_OD	General purpose I/O 11

For more information about setting the GPIO pins for different functions, see [“PCS Activity Monitor LEDs,”](#) page 130.

5.2.2 JTAG Interface

The following table lists the JTAG testing pins for the VSC8488 device.

Table 566. JTAG Interface Pins

Name	Number	I/O	Type	Description
TCK	K9	I	LVTTTL	Boundary scan, test clock input. Internally pulled high.
TDI	L8	I	LVTTTL	Boundary scan, test data input. Internally pulled high.
TDO	K8	O	LVTTTL	Boundary scan, test data output.
TMS	M5	I	LVTTTL	Boundary scan, test mode select. Internally pulled high.
TRSTB	K10	I	LVTTTL	JTAG test access port test logic reset input. Internally pulled up. For TAP controller reset, this input must be pulled low. In normal operation, this pin should be connected to ground.

5.2.3 Management Interface

The following table lists the management interface pins for the VSC8488 device.

Table 567. Management Interface Pins

Name	Number	I/O	Type	Description
MDC	D7	I	LVTTTL	MDIO clock input.
MDIO	E7	I/O	LVTTTL_in/LVTTTL_OD	MDIO data I/O.
MODE0	K11	I	LVTTTL	Mode select input bit 0. See "Operating Modes," page 123.
MODE1	M9	I	LVTTTL	Mode select input bit 1. See "Operating Modes," page 123.
MODE2	L10	I	LVTTTL	Mode select input bit 2. See "Operating Modes," page 123.
PADDR1	D10	I	LVTTTL	MDIO port address bit 1. Internally pulled low.
PADDR2	C8	I	LVTTTL	MDIO port address bit 2. Internally pulled low.
PADDR3	E10	I	LVTTTL	MDIO port address bit 3. Internally pulled low.
PADDR4	E6	I	LVTTTL	MDIO port address bit 4. Internally pulled low.
STWA0	B7	I	LVTTTL	Two-wire serial address 0.
STWA1	A7	I	LVTTTL	Two-wire serial address 1.
STWA2	C10	I	LVTTTL	Two-wire serial address 2.
STWSCL	E9	I/O	LVTTTL_in/LVTTTL_OD	Two-wire serial master clock.
STWSDA	D9	I/O	LVTTTL_in/LVTTTL_OD	Two-wire serial slave data I/O.

5.2.4 Ground

The following table lists the ground pins for the VSC8488 device.

Table 568. Ground Pins

Name	Number	I/O	Description
GND	A1, A2, A9, A11, A12, A13, A14, B1, B2, B9, B11, B12, C4, C5, C12, C13, C14, D3, D12, E3, E12, E13, E14, F3, F6, F8, F11, F12, G1, G2, G3, G6, G8, G11, G12, G13, G14, H3, H6, H8, H11, H13, J3, J6, J8, J11, J13, K3, K12, K13, K14, L3, L12, M1, M2, M4, M12, M13, M14, N1, N6, N8, N10, N12, P1, P6, P8, P10, P12, P13, P14,	GND	Ground

5.2.5 Power Supply

The following table lists the power supply pins for the VSC8488 device.

Table 569. Power Supply Pins

Name	Number	I/O	Description
VDD12TX0	F7, G9	Power supply	1.2 V power supply for PMA transmit channel 0
VDD12TX1	H9, J7	Power supply	1.2 V power supply for PMA transmit channel 1
VDD12X0	G4, G5	Power supply	1.2 V power supply for XAUI channel 0
VDD12X1	J4, J5	Power supply	1.2 V power supply for XAUI channel 1
VDD18RX0	F9, F10	Power supply	1.8 V power supply for PMA receive channel 0
VDD18RX1	J9, J10	Power supply	1.8 V power supply for PMA receive channel 1
VDD18TX0	G10	Power supply	1.8 V power supply for PMA transmit channel 0
VDD18TX1	H10	Power supply	1.8 V power supply for PMA transmit channel 1
VDDDB12	H4, H5, H7	Power supply	1.2 V power supply for device core
VDDCLK	G7	Power supply	1.2 V power supply for internal reference clock generator
VDDMDIO	C7	Power supply	MDIO power supply
VDDTTL	M6	Power supply	TTL power supply
VDDTTLU	C9	Power supply	TTL power supply

5.2.6 Receive Path

The following table lists the receive path pins for the VSC8488 device.

Table 570. Receive Path Pins

Name	Number	I/O	Type	Description
LOPC0	D6	I	LVTTTL	Loss of optical carrier channel 0. Internally pulled high
LOPC1	M7	I	LVTTTL	Loss of optical carrier channel 1. Internally pulled high
RXCRUFILT0	C11	Analog		Receive channel 0 CDR filter capacitor
RXCRUFILT1	M11	Analog		Receive channel 1 CDR filter capacitor
RXINCM0	D11	Analog		Receive channel 0 input data common-mode
RXINCM1	N11	Analog		Receive channel 1 input data common-mode
RXIN0N	B13	I	CML	Receive channel 0 input data complement
RXIN1N	L14	I	CML	Receive channel 1 input data complement
RXIN0P	B14	I	CML	Receive channel 0 input data true
RXIN1P	L13	I	CML	Receive channel 1 input data true

5.2.7 Reference Clock

The following table lists the LVPECL-tolerant reference clock pins for the VSC8488 device.

Table 571. Reference Clock Pins

Name	Number	I/O	Type	Description
CMUFILTER	L11	Analog		Reference clock CMU filter capacitor
XREFCKN	F14	I	CML	Reference clock input complement
XREFCKP	F13	I	CML	Reference clock input true
WREFCKN	J14	I	CML	WAN reference clock input complement
WREFCKP	H14	I	CML	WAN reference clock input true
SREFCKN	J12	I	CML	Sync-E reference clock input complement
SREFCKP	H12	I	CML	Sync-E reference clock input true

5.2.8 Clock Outputs

The following table lists the clock pin outputs for the VSC8488 device.

Table 572. Clock Pins

Name	Number	I/O	Type	Description
RX0CKOUTN	A8	O	CML	Selectable clock output channel 0 complement. See Register Device 1, Address A008.
RX1CKOUTN	P7	O	CML	Selectable clock output channel 1 complement. See Register Device 1, Address A008.
TX0CKOUTN	A10	O	CML	Selectable clock output channel 0 complement. See Register Device 1, Address A009.
TX1CKOUTN	P9	O	CML	Selectable clock output channel 1 complement. See Register Device 1, Address A009.
RX0CKOUTP	B8	O	CML	Selectable clock output channel 0 true. See Register Device 1, Address A008.
RX1CKOUTP	N7	O	CML	Selectable clock output channel 1 true. See Register Device 1, Address A008.
TX0CKOUTP	B10	O	CML	Selectable clock output channel 0 true. See Register Device 1, Address A009.
TX1CKOUTP	N9	O	CML	Selectable clock output channel 1 true. See Register Device 1, Address A009.

5.2.9 Test and Mode Control

The following table lists the test and mode control pins for the VSC8488 device.

Table 573. Test and Mode Control Pins

Name	Number	I/O	Type	Description
ANATEST	M8	Analog	Analog	Analog test port. Factory test purpose only.
RESETN	C6	I	LVTTTL	Reset. Low = reset. Internally pulled high.

Table 573. Test and Mode Control Pins (continued)

Name	Number	I/O	Type	Description
SCAN_EN	L9	I	LVTTL	Scan enable input. Factory test purpose only. Connect to ground.
TMON	M10		Analog	Temperature monitor output.

5.2.10 Transmit Path

The following table lists the transmit path pins for the VSC8488 device.

Table 574. Transmit Path Pins

Name	Number	I/O	Type	Description
CMUFILTO	E11	Analog		Transmit channel 0 CMU filter capacitor
CMUFILT1	P11	Analog		Transmit channel 1 CMU filter capacitor
TXOUT0N	D14	O	CML	Transmit channel 0 output data complement
TXOUT1N	N13	O	CML	Transmit channel 1 output data complement.
TXOUT0P	D13	O	CML	Transmit channel 0 output data true
TXOUT1P	N14	O	CML	Transmit channel 1 output data true

5.2.11 XAUI Channel

The following table lists the XAUI channel pins for the VSC8488 device.

Table 575. XAUI Pins

Name	Number	I/O	Type	Description
XAUIFILTO	C3		Analog	XAUI channel 0 CMU filter capacitor
XAUIFILT1	M3		Analog	XAUI channel 1 CMU filter capacitor
RRXO_0N	C2	I	CML	XAUI channel 0, Rx path lane 0, serial data input complement.
RRXO_1N	D2	I	CML	XAUI channel 0, Rx path lane 1, serial data input complement.
RRXO_2N	E2	I	CML	XAUI channel 0, Rx path lane 2, serial data input complement.
RRXO_3N	F2	I	CML	XAUI channel 0, Rx path lane 3, serial data input complement.
RRXO_0P	C1	I	CML	XAUI channel 0, Rx path lane 0, serial data input true.
RRXO_1P	D1	I	CML	XAUI channel 0, Rx path lane 1, serial data input true.
RRXO_2P	E1	I	CML	XAUI channel 0, Rx path lane 2, serial data input true.
RRXO_3P	F1	I	CML	XAUI channel 0, Rx path lane 3, serial data input true.
RTXO_0N	B6	O	CML	XAUI channel 0, Tx path lane 0, serial data output complement.
RTXO_1N	B5	O	CML	XAUI channel 0, Tx path lane 1, serial data output complement.
RTXO_2N	B4	O	CML	XAUI channel 0, Tx path lane 2, serial data output complement.

Table 575. XAUI Pins (continued)

Name	Number	I/O	Type	Description
XTX0_3N	B3	O	CML	XAUI channel 0, Tx path lane 3, serial data output complement.
XTX0_0P	A6	O	CML	XAUI channel 0, Tx path lane 0, serial data output true.
XTX0_1P	A5	O	CML	XAUI channel 0, Tx path lane 1, serial data output true.
XTX0_2P	A4	O	CML	XAUI channel 0, Tx path lane 2, serial data output true.
XTX0_3P	A3	O	CML	XAUI channel 0, Tx path lane 3, serial data output true.
XRX1_0P	N2	I	CML	XAUI channel 1, Rx path lane 0, serial data input, true.
XRX1_1P	N3	I	CML	XAUI channel 1, Rx path lane 1, serial data input, true.
XRX1_2P	N4	I	CML	XAUI channel 1, Rx path lane 2, serial data input, true.
XRX1_3P	N5	I	CML	XAUI channel 1, Rx path lane 3, serial data input, true.
XRX1_0N	P2	I	CML	XAUI channel 1, Rx path lane 0, serial data input, complement.
XRX1_1N	P3	I	CML	XAUI channel 1, Rx path lane 1, serial data input, complement.
XRX1_2N	P4	I	CML	XAUI channel 1, Rx path lane 2, serial data input, complement.
XRX1_3N	P5	I	CML	XAUI channel 1, Rx path lane 3, serial data input, complement.
XTX1_0N	H2	O	CML	XAUI channel 1, Tx path lane 0, serial data output complement.
XTX1_1N	J2	O	CML	XAUI channel 1, Tx path lane 1, serial data output complement.
XTX1_2N	K2	O	CML	XAUI channel 1, Tx path lane 2, serial data output complement.
XTX1_3N	L2	O	CML	XAUI channel 1, Tx path lane 3, serial data output complement.
XTX1_0P	H1	O	CML	XAUI channel 1, Tx path lane 0, serial data output true.
XTX1_1P	J1	O	CML	XAUI channel 1, Tx path lane 1, serial data output true.
XTX1_2P	K1	O	CML	XAUI channel 1, Tx path lane 2, serial data output true.
XTX1_3P	L1	O	CML	XAUI channel 1, Tx path lane 3, serial data output true.

5.2.12 Reserved

The following table lists the reserved pins for the VSC8488 device.

Table 576. Reserved Pins

Name	Number	Description
RESERVED1	D8	Reserved
RESERVED2	E8	Reserved
RESERVED3	K7	Reserved
RESERVED4	L7	Reserved

5.3 Pins by Number

This section provides a numeric list of the VSC8488 pins.

A1	GND
A2	GND
A3	XTX0_3P
A4	XTX0_2P
A5	XTX0_1P
A6	XTX0_0P
A7	STWA1
A8	RXOCKOUTN
A9	GND
A10	TXOCKOUTN
A11	GND
A12	GND
A13	GND
A14	GND
B1	GND
B2	GND
B3	XTX0_3N
B4	XTX0_2N
B5	XTX0_1N
B6	XTX0_0N
B7	STWA0
B8	RXOCKOUTP
B9	GND
B10	TXOCKOUTP
B11	GND
B12	GND
B13	RXIN0N
B14	RXIN0P
C1	XR XO_0P
C2	XR XO_0N
C3	XAUIFILTO
C4	GND
C5	GND
C6	RESETN
C7	VDDMDIO
C8	PADDR2
C9	VDDTTLU
C10	STWA2
C11	RXC RUFILTO
C12	GND
C13	GND
C14	GND
D1	XR XO_1P
D2	XR XO_1N
D3	GND
D4	GPIO_0
D5	GPIO_1
D6	LOPC0
D7	MDC
D8	RESERVED1
D9	STWSDA
D10	PADDR1
D11	RXINCM0
D12	GND
D13	TXOUTOP
D14	TXOUTON
E1	XR XO_2P
E2	XR XO_2N
E3	GND
E4	GPIO_2
E5	GPIO_3
E6	PADDR4
E7	MDIO
E8	RESERVED2
E9	STWSCL
E10	PADDR3
E11	CMUFILTO
E12	GND
E13	GND
E14	GND
F1	XR XO_3P
F2	XR XO_3N
F3	GND
F4	GPIO_4
F5	GPIO_5
F6	GND
F7	VDD12TX0
F8	GND
F9	VDD18RX0
F10	VDD18RX0
F11	GND
F12	GND
F13	XREFCKP
F14	XREFCKN
G1	GND
G2	GND
G3	GND
G4	VDD12X0
G5	VDD12X0
G6	GND
G7	VDDCLK
G8	GND
G9	VDD12TX0
G10	VDD18TX0
G11	GND
G12	GND
G13	GND
G14	GND
H1	XTX1_0P
H2	XTX1_0N
H3	GND
H4	VDDDB12
H5	VDDDB12
H6	GND
H7	VDDDB12
H8	GND
H9	VDD12TX1
H10	VDD18TX1
H11	GND
H12	SREFCKP
H13	GND
H14	WREFCKP
J1	XTX1_1P
J2	XTX1_1N

Pins by number *(continued)*

J3	GND
J4	VDD12X1
J5	VDD12X1
J6	GND
J7	VDD12TX1
J8	GND
J9	VDD18RX1
J10	VDD18RX1
J11	GND
J12	SREFCKN
J13	GND
J14	WREFCKN
K1	CTX1_2P
K2	CTX1_2N
K3	GND
K4	GPIO_6
K5	GPIO_7
K6	GPIO_8
K7	RESERVED3
K8	TDO
K9	TCK
K10	TRSTB
K11	MODE0
K12	GND
K13	GND
K14	GND
L1	CTX1_3P
L2	CTX1_3N
L3	GND
L4	GPIO_9
L5	GPIO_10
L6	GPIO_11
L7	RESERVED4
L8	TDI
L9	SCAN_EN
L10	MODE2
L11	CMUFILTR
L12	GND
L13	RXIN1P
L14	RXIN1N
M1	GND
M2	GND
M3	XAUIFILT1
M4	GND
M5	TMS
M6	VDDTLL
M7	LOPC1
M8	ANATEST
M9	MODE1
M10	TMON
M11	RXCRUFILT1
M12	GND
M13	GND
M14	GND
N1	GND
N2	XR1_0P
N3	XR1_1P
N4	XR1_2P
N5	XR1_3P
N6	GND
N7	RX1CKOUTP
N8	GND
N9	TX1CKOUTP
N10	GND
N11	RXINCM1
N12	GND
N13	TXOUT1N
N14	TXOUT1P
P1	GND
P2	XR1_0N
P3	XR1_1N
P4	XR1_2N
P5	XR1_3N
P6	GND
P7	RX1CKOUTN
P8	GND
P9	TX1CKOUTN
P10	GND
P11	CMUFILT1
P12	GND
P13	GND
P14	GND

5.4 Pins by Name

This section provides an alphabetical list of the VSC8488 pins.

ANATEST	M8
CMUFILTO	E11
CMUFILT1	P11
CMUFILTR	L11
GND	A1
GND	A2
GND	A9
GND	A11
GND	A12
GND	A13
GND	A14
GND	B1
GND	B2
GND	B9
GND	B11
GND	B12
GND	C4
GND	C5
GND	C12
GND	C13
GND	C14
GND	D3
GND	D12
GND	E3
GND	E12
GND	E13
GND	E14
GND	F3
GND	F6
GND	F8
GND	F11
GND	F12
GND	G1
GND	G2
GND	G3
GND	G6
GND	G8
GND	G11

GND	G12
GND	G13
GND	G14
GND	H3
GND	H6
GND	H8
GND	H11
GND	H13
GND	J3
GND	J6
GND	J8
GND	J11
GND	J13
GND	K3
GND	K12
GND	K13
GND	K14
GND	L3
GND	L12
GND	M1
GND	M2
GND	M4
GND	M12
GND	M13
GND	M14
GND	N1
GND	N6
GND	N8
GND	N10
GND	N12
GND	P1
GND	P6
GND	P8
GND	P10
GND	P12
GND	P13
GND	P14
GPIO_0	D4

GPIO_1	D5
GPIO_10	L5
GPIO_11	L6
GPIO_2	E4
GPIO_3	E5
GPIO_4	F4
GPIO_5	F5
GPIO_6	K4
GPIO_7	K5
GPIO_8	K6
GPIO_9	L4
LOPC0	D6
LOPC1	M7
MDC	D7
MDIO	E7
MODE0	K11
MODE1	M9
MODE2	L10
PADDR1	D10
PADDR2	C8
PADDR3	E10
PADDR4	E6
RESERVED1	D8
RESERVED2	E8
RESERVED3	K7
RESERVED4	L7
RESETN	C6
RX0CKOUTN	A8
RX0CKOUTP	B8
RX1CKOUTN	P7
RX1CKOUTP	N7
RXCRUFILTO	C11
RXCRUFILT1	M11
RXINON	B13
RXINOP	B14
RXIN1N	L14
RXIN1P	L13
RXINCM0	D11

Pins by name *(continued)*

RXINCM1	N11
SCAN_EN	L9
SREFCKN	J12
SREFCKP	H12
STWA0	B7
STWA1	A7
STWA2	C10
STWSCL	E9
STWSDA	D9
TCK	K9
TDI	L8
TDO	K8
TMON	M10
TMS	M5
TRSTB	K10
TX0CKOUTN	A10
TX0CKOUTP	B10
TX1CKOUTN	P9
TX1CKOUTP	N9
TXOUTON	D14
TXOUT0P	D13
TXOUT1N	N13
TXOUT1P	N14
VDD12TX0	F7
VDD12TX0	G9
VDD12TX1	H9
VDD12TX1	J7
VDD12X0	G4
VDD12X0	G5
VDD12X1	J4
VDD12X1	J5
VDD18RX0	F9
VDD18RX0	F10
VDD18RX1	J9
VDD18RX1	J10
VDD18TX0	G10
VDD18TX1	H10
VDDDB12	H4
VDDDB12	H5
VDDDB12	H7
VDDCLK	G7

VDDMDIO	C7
VDDTTLL	M6
VDDTTLU	C9
WREFCKN	J14
WREFCKP	H14
XAUIFILT0	C3
XAUIFILT1	M3
XREFCKN	F14
XREFCKP	F13
XRX0_ON	C2
XRX0_OP	C1
XRX0_1N	D2
XRX0_1P	D1
XRX0_2N	E2
XRX0_2P	E1
XRX0_3N	F2
XRX0_3P	F1
XRX1_ON	P2
XRX1_OP	N2
XRX1_1N	P3
XRX1_1P	N3
XRX1_2N	P4
XRX1_2P	N4
XRX1_3N	P5
XRX1_3P	N5
XTX0_ON	B6
XTX0_OP	A6
XTX0_1N	B5
XTX0_1P	A5
XTX0_2N	B4
XTX0_2P	A4
XTX0_3N	B3
XTX0_3P	A3
XTX1_ON	H2
XTX1_OP	H1
XTX1_1N	J2
XTX1_1P	J1
XTX1_2N	K2
XTX1_2P	K1
XTX1_3N	L2
XTX1_3P	L1

6 Package Information

The VSC8488XJU package is a lead(Pb)-free (second-level interconnect only), 196-pin, flip chip ball grid array (FCBGA) with a 15 mm × 15 mm body size, 1 mm pin pitch, and 1.4 mm maximum height.



Lead(Pb)-free products from Vitesse comply with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

This section provides the package drawing, thermal specifications, and moisture sensitivity rating for the VSC8488 device.

6.1 Package Drawing

The following illustration shows the package drawing for the VSC8488 device. The drawing contains the top view, bottom view, side view, dimensions, tolerances, and notes.

Figure 59. Package Drawing



Notes

1. All dimensions and tolerances are in millimeters (mm).
2. Radial true position is represented by typical values.

Dimensions and Tolerances

Reference	Minimum	Nominal	Maximum
A			1.40
A1	0.36		0.46
A2		0.30 Ref	
A3		0.53 Ref	
D		15.00	
E		15.00	
D1		13.00	
E1		13.00	
e		1.00	
b		0.50	

6.2 Thermal Specifications

Thermal specifications for this device are based on the JEDEC JESD51 family of documents. These documents are available on the JEDEC Web site at www.jedec.org. The thermal specifications are modeled using a four-layer test board with two signal layers, a power plane, and a ground plane (2s2p PCB). For more information about the thermal measurement method used for this device, see the JESD51-1 standard.

Table 577. Thermal Resistances

Symbol	°C/W	Parameter
θ_{JCTop}	3.5	Die junction to package case top
θ_{JB}	12	Die junction to printed circuit board
θ_{JA}	21	Die junction to ambient
θ_{JMA} at 1 m/s	17	Die junction to moving air measured at an air speed of 1 m/s
θ_{JMA} at 2 m/s	15.5	Die junction to moving air measured at an air speed of 2 m/s

To achieve results similar to the modeled thermal measurements, the guidelines for board design described in the JESD51 family of publications must be applied. For information about applications using FCBGA packages, see the following:

- JESD51-2A, *Integrated Circuits Thermal Test Method Environmental Conditions, Natural Convection (Still Air)*
- JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions, Forced Convection (Moving Air)*
- JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions, Junction-to-Board*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

6.3 Moisture Sensitivity

Moisture sensitivity level ratings for Vitesse products comply with the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. All Vitesse products are rated moisture sensitivity level 4 or better unless specified otherwise. For more information, see the IPC and JEDEC standard.

7 Ordering Information

The VSC8488XJU package is a lead(Pb)-free (second-level interconnect only), 196-pin, flip chip ball grid array (FCBGA) with a 15 mm × 15 mm body size, 1 mm pin pitch, and 1.4 mm maximum height.

Lead(Pb)-free products from Vitesse comply with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

The following table lists the ordering information for the VSC8488 device.

Table 578. Ordering Information

Part Order Number	Description
VSC8488XJU	Lead(Pb)-free (second-level interconnect only), 196-pin FCBGA with a 15 mm × 15 mm body size, 1 mm pin pitch, and 1.4 mm maximum height