

## 3.0A Low Dropout Linear Regulator with Programmable Soft-Start


Check for Samples: [TPS749xx](#)

### FEATURES

- $V_{OUT}$  Range: 0.8V to 3.6V
- Ultralow  $V_{IN}$  Range: 0.8V to 5.5V
- $V_{BIAS}$  Range: 2.7V to 5.5V
- Low Dropout: 120mV (typ) at 3.0A,  $V_{BIAS} = 5V$
- Power-Good (PG) Output Allows Supply Monitoring or Provides a Sequencing Signal for Other Supplies
- 2% Accuracy Over Line/Load/Temperature
- Programmable Soft-Start Provides Linear Voltage Startup
- $V_{BIAS}$  Permits Low  $V_{IN}$  Operation with Good Transient Response
- Stable with Any Output Capacitor  $\geq 2.2\mu\text{F}$
- Available in 5mm  $\times$  5mm  $\times$  1mm QFN and DPAK-7 Packages
- Open-Drain Power-Good
- Active High Enable

### APPLICATIONS


- FPGA Applications
- DSP Core and I/O Voltages
- Post-Regulation Applications
- Applications with Special Start-Up Time or Sequencing Requirements
- Hot-Swap and Inrush Controls


**Figure 1. Typical Application Circuit (Adjustable)**

### DESCRIPTION

The TPS749xx low-dropout (LDO) linear regulator provides an easy-to-use robust power management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that meets the sequencing requirements of FPGAs, DSPs, and other applications with special start-up requirements.

A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor  $\geq 2.2\mu\text{F}$ , and the device is fully specified from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . The TPS749xx is offered in a small (5mm  $\times$  5mm) QFN package, yielding a highly compact total solution size. It is also available in a DPAK-7.


**Figure 2. Turn-On Response**


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS749xx yyy z	<b>XX</b> is nominal output voltage (for example, 12 = 1.2V, 15 = 1.5V, 01 = Adjustable). <sup>(3)</sup> <b>YYY</b> is package designator. <b>Z</b> is package quantity.

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Fixed output voltages from 0.8V to 3.3V are available; minimum order quantities may apply. Contact factory for details and availability.
- (3) For fixed 0.8V operation, tie FB to OUT.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

At T<sub>J</sub> = –40°C to +125°C, unless otherwise noted. All voltages are with respect to GND.

PARAMETER	TPS749xx	UNIT
V <sub>IN</sub> , V <sub>BIAS</sub> Input voltage range	–0.3 to +6	V
V <sub>EN</sub> Enable voltage range	–0.3 to +6	V
V <sub>PG</sub> Power-good voltage range	–0.3 to +6	V
I <sub>PG</sub> PG sink current	0 to +1.5	mA
V <sub>SS</sub> SS pin voltage range	–0.3 to +6	V
V <sub>FB</sub> Feedback pin voltage range	–0.3 to +6	V
V <sub>OUT</sub> Output voltage range	–0.3 to V <sub>IN</sub> + 0.3	V
I <sub>OUT</sub> Maximum output current	Internally limited	
Output short-circuit duration	Indefinite	
P <sub>DISS</sub> Continuous total power dissipation	See <a href="#">Thermal Information</a> Table	
T <sub>J</sub> Operating junction temperature range	–40 to +125	°C
T <sub>STG</sub> Storage junction temperature range	–55 to +150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		TPS74901 <sup>(2)</sup>		UNITS
		RGW (20 PINS)	KTW (7 PINS)	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(3)</sup>	30.5	20.1	°C/W
$\theta_{JcTop}$	Junction-to-case (top) thermal resistance <sup>(4)</sup>	27.6	2.1	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(5)</sup>	N/A	N/A	
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(6)</sup>	0.37	4.2	
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(7)</sup>	10.6	6.1	
$\theta_{JcBot}$	Junction-to-case (bottom) thermal resistance <sup>(8)</sup>	4.1	1.4	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953A](#).
- (2) Thermal data for the RGW and KTW packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. RGW: The exposed pad is connected to the PCB ground layer through a 4x4 thermal via array.  
ii. KTW: The exposed pad is connected to the PCB ground layer through a 6x6 thermal via array.
  - (b) Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, refer to the [Power Dissipation](#) and [Estimating Junction Temperature](#) sections.
- (3) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (6) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## ELECTRICAL CHARACTERISTICS


At  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{EN} = 1.1\text{V}$ ,  $V_{IN} = V_{OUT} + 0.3\text{V}$ ,  $C_{BIAS} = 0.1\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 10\mu\text{F}$ ,  $C_{NR} = 1\text{nF}$ ,  $I_{OUT} = 50\text{mA}$ , and  $V_{BIAS} = 5.0\text{V}$ , unless otherwise noted. Typical values are at  $T_J = +25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	TPS74901			UNIT
			MIN	TYP	MAX	
$V_{IN}$	Input voltage range		$V_{OUT} + V_{DO}$		5.5	V
$V_{BIAS}$	Bias pin voltage range		2.7		5.5	V
$V_{REF}$	Internal reference (Adj.)	$T_J = +25^\circ\text{C}$	0.798	0.802	0.806	V
$V_{OUT}$	Output voltage range	$V_{IN} = 5\text{V}$ , $I_{OUT} = 3.0\text{V}$	$V_{REF}$		3.6	V
	Accuracy (RGW package) <sup>(1)</sup>	$V_{OUT} + 2.2\text{V} \leq V_{BIAS} \leq 5.5\text{V}$ , $50\text{mA} \leq I_{OUT} \leq 3.0\text{A}$	-2	$\pm 0.5$	2	%
	Accuracy (KTW package) <sup>(1)</sup>	$V_{OUT} + 2.4\text{V} \leq V_{BIAS} \leq 5.5\text{V}$ , $50\text{mA} \leq I_{OUT} \leq 3.0\text{A}$	-2	$\pm 0.5$	2	%
$V_{OUT}/V_{IN}$	Line regulation	$V_{OUT}(\text{NOM}) + 0.3 \leq V_{IN} \leq 5.5\text{V}$		0.03		%/V
$V_{OUT}/I_{OUT}$	Load regulation	$50\text{mA} \leq I_{OUT} \leq 3.0\text{A}$		0.09		%/A
$V_{DO}$	$V_{IN}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 3.0\text{A}$ , $V_{BIAS} - V_{OUT}(\text{NOM}) \geq 3.25\text{V}^{(3)}$		120	280	mV
	$V_{BIAS}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 3.0\text{A}$ , $V_{IN} = V_{BIAS}$		1.31	1.75	V
$I_{CL}$	Current limit	$V_{OUT} = 80\% \times V_{OUT}(\text{NOM})$ , RGW Package	3.9	4.6	5.5	A
		$V_{OUT} = 80\% \times V_{OUT}(\text{NOM})$ , KTW Package	3.8	4.6	5.5	
$I_{BIAS}$	Bias pin current			1	2	mA
$I_{SHDN}$	Shutdown supply current ( $I_{GND}$ )	$V_{EN} \leq 0.4\text{V}$		1	50	$\mu\text{A}$
$I_{FB}$	Feedback pin current		-1	0.150	1	$\mu\text{A}$
PSRR	Power-supply rejection ( $V_{IN}$ to $V_{OUT}$ )	1kHz, $I_{OUT} = 1.5\text{A}$ , $V_{IN} = 1.8\text{V}$ , $V_{OUT} = 1.5\text{V}$		60		dB
		300kHz, $I_{OUT} = 1.5\text{A}$ , $V_{IN} = 1.8\text{V}$ , $V_{OUT} = 1.5\text{V}$		30		
	Power-supply rejection ( $V_{BIAS}$ to $V_{OUT}$ )	1kHz, $I_{OUT} = 1.5\text{A}$ , $V_{IN} = 1.8\text{V}$ , $V_{OUT} = 1.5\text{V}$		50		dB
		300kHz, $I_{OUT} = 1.5\text{A}$ , $V_{IN} = 1.8\text{V}$ , $V_{OUT} = 1.5\text{V}$		30		
Noise	Output noise voltage	100Hz to 100kHz, $I_{OUT} = 3.0\text{A}$ , $C_{SS} = 0.001\mu\text{F}$		$25 \times V_{OUT}$		$\mu\text{V}_{\text{RMS}}$
$t_{STR}$	Minimum startup time	$R_{LOAD}$ for $I_{OUT} = 1.0\text{A}$ , $C_{SS} = \text{open}$		200		$\mu\text{s}$
$I_{SS}$	Soft-start charging current	$V_{SS} = 0.4\text{V}$		440		nA
$V_{EN, HI}$	Enable input high level		1.1		5.5	V
$V_{EN, LO}$	Enable input low level		0		0.4	V
$V_{EN, HYS}$	Enable pin hysteresis			50		mV
$V_{EN, DG}$	Enable pin deglitch time			20		$\mu\text{s}$
$I_{EN}$	Enable pin current	$V_{EN} = 5\text{V}$		0.1	1	$\mu\text{A}$
$V_{IT}$	PG trip threshold	$V_{OUT}$ decreasing	85	90	94	$\%V_{OUT}$
$V_{HYS}$	PG trip hysteresis			3		$\%V_{OUT}$
$V_{PG, LO}$	PG output low voltage	$I_{PG} = 1\text{mA}$ (sinking), $V_{OUT} < V_{IT}$			0.3	V
$I_{PG, LKG}$	PG leakage current	$V_{PG} = 5.25\text{V}$ , $V_{OUT} > V_{IT}$		0.1	1	$\mu\text{A}$
$T_J$	Operating junction temperature		-40		+125	$^\circ\text{C}$
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing		+165		$^\circ\text{C}$
		Reset, temperature decreasing		+140		

(1) Adjustable devices tested at 0.8V; resistor tolerance is not taken into account.

(2) Dropout is defined as the voltage from  $V_{IN}$  to  $V_{OUT}$  when  $V_{OUT}$  is 3% below nominal.

(3) 3.25V is a test condition of this device and can be adjusted by referring to [Figure 8](#).

**BLOCK DIAGRAM**

**Table 1. Standard 1% Resistor Values for Programming the Output Voltage<sup>(1)</sup>**

R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)	V <sub>OUT</sub> (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3



$$(1) \quad V_{OUT} = 0.8 \times (1 + R_1/R_2)$$

**Table 2. Standard Capacitor Values for Programming the Soft-Start Time<sup>(1)</sup>**

C <sub>SS</sub>	SOFT-START TIME
Open	0.1ms
270pF	0.5ms
560pF	1ms
2.7nF	5ms
5.6nF	10ms
0.01µF	18ms

$$(1) \quad t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.44\mu A} \quad \text{where } t_{SS}(s) = \text{soft-start time in seconds.}$$

### PIN ASSIGNMENTS




### PIN DESCRIPTIONS

NAME	KTW (DDPAK)	RGW (QFN)	DESCRIPTION
IN	5	5–8	Unregulated input to the device.
EN	7	11	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
SS	1	15	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100µs.
BIAS	6	10	Bias input voltage for error amplifier, reference, and internal control circuits.
PG	N/A	9	Power-Good (PG) is an open-drain, active-high output that indicates the status of V <sub>OUT</sub> . When V <sub>OUT</sub> exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V <sub>OUT</sub> is below this threshold the pin is driven to a low-impedance state. A pull-up resistor from 10kΩ to 1MΩ should be connected from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
FB	2	16	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
OUT	3	1, 18–20	Regulated output voltage. A small capacitor (total typical capacitance ≥ 2.2µF, ceramic) is needed from this pin to ground to assure stability.
NC	N/A	2–4, 13, 14, 17	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
GND	4	12	Ground
PAD/TAB			Should be soldered to the ground plane for increased thermal performance.

**TYPICAL CHARACTERISTICS**


At  $T_J = +25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.

**$V_{IN}$  LINE REGULATION**




**Figure 3.**

**$V_{BIAS}$  LINE REGULATION**




**Figure 4.**

**LOAD REGULATION**




**Figure 5.**

**LOAD REGULATION**




**Figure 6.**

**$V_{IN}$  DROPOUT VOLTAGE vs  $I_{OUT}$  AND TEMPERATURE ( $T_J$ )**



**Figure 7.**

**$V_{IN}$  DROPOUT VOLTAGE vs  $I_{OUT}$  AND TEMPERATURE ( $T_J$ )**



**Figure 8.**

**TYPICAL CHARACTERISTICS (continued)**

At  $T_J = +25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_J = +25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 50\text{mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.

### TYPICAL CHARACTERISTICS

At  $T_J = +25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ ,  $V_{BIAS} = 5\text{V}$ ,  $I_{OUT} = 1\text{A}$ ,  $V_{EN} = V_{IN} = 1.8\text{V}$ ,  $V_{OUT} = 1.5\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $C_{BIAS} = 4.7\mu\text{F}$ , and  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.

## APPLICATION INFORMATION

The TPS749xx belongs to a family of low dropout regulators that feature soft-start capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS749xx to be stable with any capacitor type of value 2.2μF or greater. Transient response is also superior to PMOS topologies, particularly for low  $V_{IN}$  applications.

The TPS749xx features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits startup inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low  $V_{IN}$  and  $V_{OUT}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

Figure 25 illustrates the typical application circuit for the TPS749xx adjustable output device.

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 25. Refer to Table 1 for sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications,  $R_2$  should be  $\leq 4.99k\Omega$ .




Figure 25. Typical Application Circuit for the TPS749xx (Adjustable)

## INPUT, OUTPUT, AND BIAS CAPACITOR REQUIREMENTS

The device is designed to be stable for all available types of and values of output capacitors  $\geq 2.2\mu F$ . The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pin strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{IN}$  and  $V_{BIAS}$  is 1μF. If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for  $V_{BIAS}$  is 4.7μF. Good quality, low ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close to the pins as possible for optimum performance.


## TRANSIENT RESPONSE

The TPS749xx is designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance would do. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; refer to Figure 22 in the Typical Characteristics section. Because the TPS749xx is stable with output capacitors as low as 2.2μF, many applications may need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

## DROPOUT VOLTAGE


The TPS749xx offers very low dropout performance, making it well-suited for high-current low  $V_{IN}$ /low  $V_{OUT}$  applications. The low dropout of the TPS749xx allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This provides designers with the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS749xx. The first specification (see Figure 26) is referred to as  $V_{IN}$  Dropout and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that  $V_{BIAS}$  is at least  $3.25V^{(1)}$  above  $V_{OUT}$ , which is the case for  $V_{BIAS}$  when powered by a 5.0V rail with 5% tolerance and with  $V_{OUT} = 1.5V$ . If  $V_{BIAS}$  is higher than  $V_{OUT} + 3.25V$ ,  $V_{IN}$  dropout is less than specified<sup>(1)</sup>.



**Figure 26. Typical Application of the TPS749xx Using an Auxiliary Bias Rail**

The second specification (shown in Figure 27) is referred to as  $V_{BIAS}$  Dropout and applied to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass FET; therefore,  $V_{BIAS}$  must be  $1.75V$  above  $V_{OUT}$ . Dropout is limited by BIAS in these applications because  $V_{BIAS}$  provides the gate drive to the pass FET; therefore,  $V_{BIAS}$  must be  $1.75V$  above  $V_{OUT}$ . Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.



**Figure 27. Typical Application of the TPS749xx Without an Auxiliary Bias**

## PROGRAMMABLE SOFT-START

The TPS749xx features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{SS}$ ). This feature is important for many applications because it eliminates power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

To achieve a linear and monotonic soft-start, the TPS749xx error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time is dependent on the soft-start charging current ( $I_{SS}$ ), soft-start capacitance ( $C_{SS}$ ), and the internal reference voltage ( $V_{REF}$ ), and can be calculated using Equation 1:

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}} \quad (1)$$

If large output capacitors are used, the device current limit ( $I_{CL}$ ) and the output capacitor may set the start-up time. In this case, the start-up time is given by Equation 2:

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}} \quad (2)$$

where:

$V_{OUT(NOM)}$  is the nominal set output voltage,

$C_{OUT}$  is the output capacitance, and

$I_{CL(MIN)}$  is the minimum current limit for the device.

In applications where monotonic startup is required, the soft-start time given by Equation 1 should be set to be greater than Equation 2.


(1) 3.25V is a test condition of this device and can be adjusted by referring to Figure 8.

The maximum recommended soft-start capacitor is 0.015 $\mu$ F. Larger soft-start capacitors can be used and will not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than 0.015 $\mu$ F could be a problem in applications where the user needs to rapidly pulse the enable pin and still requires the device to soft-start from ground.  $C_{SS}$  must be low-leakage; X7R, X5R, or COG dielectric materials are preferred. Refer to [Table 2](#) for suggested soft-start capacitor values.

## SEQUENCING REQUIREMENTS

$V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  can be sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Connecting EN to IN is acceptable for most applications as long as  $V_{IN}$  is greater than 1.1V and the ramp rate of  $V_{IN}$  and  $V_{BIAS}$  is faster than the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply minus the dropout voltage until it reaches the set output voltage. If EN is connected to BIAS, the device will soft-start as programmed, provided that  $V_{IN}$  is present before  $V_{BIAS}$ . If  $V_{BIAS}$  and  $V_{EN}$  are present before  $V_{IN}$  is applied and the set soft-start time has expired, then  $V_{OUT}$  tracks  $V_{IN}$ . If the soft-start time has not expired, the output tracks  $V_{IN}$  until  $V_{OUT}$  reaches the value set by the charging soft-start capacitor. [Figure 28](#) shows the use of an RC-delay circuit to hold off  $V_{EN}$  until  $V_{BIAS}$  has ramped. This technique can also be used to drive EN from  $V_{IN}$ . An external control signal can also be used to enable the device after  $V_{IN}$  and  $V_{BIAS}$  are present.

**NOTE:** When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50 $\mu$ A of current from OUT. Although this condition will not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10k $\Omega$ .



**Figure 28. Soft-Start Delay Using an RC Circuit on Enable**

## OUTPUT NOISE

The TPS749xx provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001 $\mu$ F soft-start capacitor, the output noise is reduced by half and is typically 30 $\mu$ V<sub>RMS</sub> for a 1.2V output (10Hz to 100kHz). Further increasing  $C_{SS}$  has little effect on noise. Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001 $\mu$ F soft-start capacitor is given in [Equation 3](#).

$$V_N(\mu\text{V}_{\text{RMS}}) = 25 \left( \frac{\mu\text{V}_{\text{RMS}}}{V} \right) \times V_{\text{OUT}}(\text{V}) \quad (3)$$

The low output noise of the TPS749xx makes it a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

## ENABLE/SHUTDOWN

The enable (EN) pin is active high and is compatible with standard digital signaling levels.  $V_{EN}$  below 0.4V turns the regulator off, while  $V_{EN}$  above 1.1V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slowly ramping analog signals. This configuration allows the TPS749xx to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50mV of hysteresis and a deglitch circuit to help avoid on-off cycling because of small glitches in the  $V_{EN}$  signal.

The enable threshold is typically 0.8V and varies with temperature and process variations. Temperature variation is approximately  $-1\text{mV}/^\circ\text{C}$ ; process variation accounts for most of the rest of the variation to the 0.4V and 1.1V limits. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS749xx.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, it should be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

## POWER-GOOD

The power-good (PG) pin is an open-drain output and can be connected to any 5.5V or lower rail through an external pull-up resistor. This pin requires at least 1.1V on  $V_{BIAS}$  in order to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $V_{IT} + V_{HYS}$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops below 1.9V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating

condition of PG pin sink current is up to 1mA, so the pull-up resistor for PG should be in the range of 10kΩ to 1MΩ. PG is only provided on the QFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

### INTERNAL CURRENT LIMIT

The TPS749xx features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 4A and maintain regulation. The current limit responds in about 10μs to reduce the current during a short-circuit fault.

The internal current limit protection circuitry of the TPS749xx is designed to protect against overload conditions. It is not intended to allow operation above the rated current of the device. Continuously running the TPS749xx above the rated current degrades device reliability.

### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS749xx is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS749xx into thermal shutdown degrades device reliability.

### LAYOUT RECOMMENDATIONS AND POWER DISSIPATION

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, the capacitance on IN and BIAS should be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, the top side of R<sub>1</sub> in [Figure 25](#) should be connected as close as possible to the load. If BIAS is connected to IN it is recommended to connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated using [Equation 4](#):


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the QFN (RGW) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device will not overheat. On the DPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 5](#):

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (5)$$

Knowing the maximum R<sub>θJA</sub>, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using [Figure 29](#).



Note:  $\theta_{JA}$  value at board size of 9in<sup>2</sup> (that is, 3in x 3in) is a JEDEC standard.

**Figure 29.  $\theta_{JA}$  vs Board Size**

Figure 29 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

**NOTE:** When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the [Estimating Junction Temperature](#) section.

### ESTIMATING JUNCTION TEMPERATURE

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in the [Thermal Information](#) table, the junction temperature can be estimated with corresponding formulas (given in [Equation 6](#)). For backwards compatibility, an older  $\theta_{JC, Top}$  parameter is listed as well.


$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D \tag{6}$$

Where  $P_D$  is the power dissipation shown by [Equation 4](#),  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1mm away from the IC package on the PCB surface (refer to [Figure 30](#)).

**NOTE:** Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note [Using New Thermal Metrics \(SBVA025\)](#), available for download at [www.ti.com](http://www.ti.com).




- (1)  $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- (2)  $T_B$  is measured **below** the package lead **on the PCB surface**.

**Figure 30. Measuring Points for  $T_T$  and  $T_B$**

Compared with  $\theta_{JA}$ , the new thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size, but they do have a small dependency. Figure 31 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.

Looking at Figure 31, the RGW package performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point-symmetric to an IC center. In the KTW package, for example (see Figure 30), silicon is not beneath the measuring point of  $T_T$  which is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point-symmetry, device heat distribution on the PCB is not point-symmetric, either, so that  $\Psi_{JB}$  has a dependency.



**Figure 31.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size**

For a more detailed discussion of why TI does not recommend using  $\theta_{JC,Top}$  to determine thermal characteristics, refer to the application note *Using New Thermal Metrics* (SBVA025), available for download at [www.ti.com](http://www.ti.com). Also, refer to the application note *IC Package Thermal Metrics* (SPRA953) (also available on the TI web site) for further information.

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

---

**Changes from Revision F (August, 2010) to Revision G** **Page**

- Corrected equation for and updated values for [Table 2](#) ..... **5**
- 

**Changes from Revision E (January, 2010) to Revision F** **Page**

- Replaced the *Dissipation Ratings* table with the *Thermal Information* table ..... **3**
  - Revised [Layout Recommendations and Power Dissipation](#) section ..... **14**
  - Added [Estimating Junction Temperature](#) ..... **15**
  - Deleted (previously numbered) Figure 29 through Figure 33 ..... **17**
-

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS74901KTWR	ACTIVE	DDPAK	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPS74901KTWRG3	ACTIVE	DDPAK	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPS74901KTWT	ACTIVE	DDPAK	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPS74901KTWTG3	ACTIVE	DDPAK	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPS74901RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS74901RGWRG4	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS74901RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS74901RGWTG4	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74901KTWR	DDPAK	KTW	7	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74901KTWT	DDPAK	KTW	7	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74901RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS74901RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74901KTWR	DDPAK	KTW	7	500	346.0	346.0	41.0
TPS74901KTWT	DDPAK	KTW	7	50	346.0	346.0	41.0
TPS74901RGWR	VQFN	RGW	20	3000	346.0	346.0	29.0
TPS74901RGWT	VQFN	RGW	20	250	190.5	212.7	31.8

# MECHANICAL DATA

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - This drawing is subject to change without notice.
  - Quad Flat pack, No-leads (QFN) package configuration
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-220.

## THERMAL PAD MECHANICAL DATA

RGW (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206352-2/J 07/11

NOTE: All linear dimensions are in millimeters

RGW (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD






- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.

KTW (R-PSFM-G7)

PLASTIC FLANGE-MOUNT



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  C. Lead width and height dimensions apply to the plated lead.
  - D. Leads are not allowed above the Datum B.
  - E. Stand-off height is measured from lead tip with reference to Datum B.
  -  F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
  - G. Cross-hatch indicates exposed metal surface.
  -  H. Falls within JEDEC MO-169 with the exception of the dimensions indicated.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated