TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74HC123AP, TC74HC123AF, TC74HC123AFN

(Note) The JEDEC SOP (FN) is not available in Japan.

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

The TC74HC123A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C^2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, $\overline{A}$ input (Negative edge), and B input (Positive edge). These inputs are valid for a slow rise/fall time signal (tr = tf = 1sec.) as they are schmitt trigger inputs. This device may also be triggered by using $\overline{CLR}$ input (Positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the $\overline{CLR}$ input breaks this state. In the MONOSTABLE state, if a new trigger is applied, it extends the MONOSTABLE period (retrigger mode).

Limits for Cx and Rx are:

External capacitor, Cx ……. No limit

External resistor, Rx ………. V_{CC} = 2.0V more than 5kΩ

V_{CC} ≥ 3.0V more than 1kΩ

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed ……………… t_{pd} = 25ns (typ.) at V_{CC} = 5V
- Low Power Dissipation
  - Standby State ………. I_{CC} = 4μA(Max.) at Ta = 25°C
  - Active State ………… I_{CC} = 700μA(Max.) at Ta = 25°C
- High Noise Immunity ……… V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Output Drive Capability ………… 10 LSTTL Loads
- Symmetrical Output Impedance … $|I_{OH}|$ = I_{OL} = 4mA(Min.)
- Balanced Propagation Delays ….. $t_{pLH} \simeq t_{pHL}$
- Wide Operating Voltage Range …. V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS123

Note: In the case of using only one circuit, $\overline{CLR}$ should be tied to GND, Rx / Cx · Cx · Q · $\overline{Q}$ should be tied to OPEN, the other inputs should be tied to V_{CC} or GND.



P (DIP16-P-300-2.54A)
Weight : 1.00g (Typ.)



F (SOP16-P-300-1.27)
Weight : 0.18g (Typ.)



FN (SOL16-P-150-1.27)
Weight : 0.13g (Typ.)

PIN ASSIGNMENT



IEC LOGIC SYMBOL



980508EBA2

TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
$\overline{A}$	B	$\overline{CLR}$	Q	$\overline{Q}$	
↓	H	H	⊓	⊔	OUTPUT ENABLE
X	L	H	L	H	INHIBIT
H	X	H	L	H	INHIBIT
L	↑	H	⊓	⊔	OUTPUT ENABLE
L	H	↑	⊓	⊔	OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X : Don't Care

BLOCK DIAGRAM



Notes : (1) Cx, Rx, Dx are external Capacitor, Resistor, and Diode, respectively.

(2) External clamping diode, Dx ;

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied.
If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.
The maximum value of forward current through the parasitic diode is $\pm$20mA.
In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

$$t_f \geq (V_{CC} - 0.7)\,Cx / 20mA$$

(tf is the time between the supply voltage turn off and the supply voltage reaching 0.4 V_{CC}.)

In the event a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from in rush current.

980508EBA2'

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1)Stand-by State

The external capacitor (Cx) is fully charged to V_{CC} in the stand-by state. That means, before triggering, the Q_P and Q_N transistors which are connected to the Rx / Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2)Trigger operation

Trigger operation is effective in any of the following three cases. First, the condition where the $\overline{A}$ input is low, and the B input has a rising signal; second, where the B input is high, and the $\overline{A}$ input has a falling signal; and third, where the $\overline{A}$ input is low and the B input is high, and the $\overline{CLR}$ input has a rising signal.
After a trigger becomes effective, comparators C1 and C2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N. The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C1 stops but C2 continues operating.
After Q_N turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.
Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches Vref H, the IC returns to its MONOSTABLE state.
With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows:

$$tw\,(OUT) = 1.0\ Cx\ Rx$$

(3)Retrigger operation

When a new trigger is applied to either input $\overline{A}$ or B while in the MONOSTABLE state, it is effective only if the IC is charging Cx. The voltage level of the Rx / Cx node then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx.
If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.
The minimum time for a trigger to be effective 2nd trigger, trr (Min.), depends on V_{CC} and Cx.

(4)Reset operation
In normal operation, the $\overline{CLR}$ input is held high. If $\overline{CLR}$ is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, Q_P turns on and Cx is charged rapidly to V_{CC}.
This means if $\overline{CLR}$ is set low, the IC goes into a wait state.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	−0.5~7	V
DC Input Voltage	V_{IN}	−0.5~V_{CC}+0.5	V
DC Output Voltage	V_{OUT}	−0.5~V_{CC}+0.5	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} / Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T_{stg}	−65~150	°C

*500mW in the range of Ta = −40°C~65°C. From Ta = 65°C to 85°C a derating factor of −10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2~6	V
Input Voltage	V_{IN}	0~V_{CC}	V
Output Voltage	V_{OUT}	0~V_{CC}	V
Operating Temperature	T_{opr}	−40~85	°C
Input Rise and Fall Time ($\overline{CLR}$ Only)	t_r, t_f	0~1000 (V_{CC} = 2.0V) 0~500 (V_{CC} = 4.5V) 0~400 (V_{CC} = 6.0V)	ns
External Capacitor	Cx	No Limitation *	F
External Resistor	Rx	≥5K (V_{CC} = 2.0V) * ≥1K (V_{CC} ≥3.0V) *	Ω

* The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74HC123A, and leakage due to board layout and surface resistance.
  Susceptibility to externally induced noise signals may occur for Rx > 1MΩ.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V_{CC} (V)	Ta = 25°C MIN.	Ta = 25°C TYP.	Ta = 25°C MAX.	Ta = −40~85°C MIN.	Ta = −40~85°C MAX.	UNIT
High - Level Input Voltage	V_{IH}			2.0 4.5 6.0	1.50 3.15 4.20	— — —	— — —	1.50 3.15 4.20	— — —	V
Low - Level Input Voltage	V_{IL}			2.0 4.5 6.0	— — —	— — —	0.50 1.35 1.80	— — —	0.50 1.35 1.80	V
High - Level Output Voltage (Q, $\overline{Q}$)	V_{OH}	V_{IN} = V_{IH} or V_{IL}	I_{OH} = −20 μA	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	— — —	V
			I_{OH} = −4 mA I_{OH} = −5.2 mA	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63	— —	
Low - Level Output Voltage (Q, $\overline{Q}$)	V_{OL}	V_{IN} = V_{IH} or V_{IL}	I_{OL} = 20 μA	2.0 4.5 6.0	— — —	0.0 0.0 0.0	0.1 0.1 0.1	— — —	0.1 0.1 0.1	V
			I_{OL} = 4 mA I_{OL} = 5.2 mA	4.5 6.0	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	
Input Leakage Current	I_{IN}	V_{IN} = V_{CC} or GND		6.0	—	—	±0.1	—	±1.0	μA
Rx / Cx Terminal Off - State Current	I_{IN}	V_{IN} = V_{CC} or GND		6.0	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I_{CC}	V_{IN} = V_{CC} or GND		6.0	—	—	4.0	—	40.0	
Active - State * Supply Current	I_{CC}	V_{IN} = V_{CC} or GND Rx / Cx = 0.5 V_{CC}		2.0 4.5 6.0	— — —	45 400 0.7	200 500 1.0	— — —	260 650 1.3	μA μA mA

* : per circuit

TIMING REQUIREMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C TYP.	Ta = 25°C LIMIT	Ta = −40~85°C LIMIT	UNIT
Minimum Pulse Width	$t_{W(L)}$ $t_{W(H)}$		2.0 4.5 6.0	— — —	75 15 13	95 19 16	ns
Minimum Clear Width	$t_{W(L)}$		2.0 4.5 6.0	— — —	75 15 13	95 19 16	ns
Minimum Retrigger Time	t_{rr}	Rx = 1KΩ Cx = 100pF	2.0 4.5 6.0	325 108 78	— — —	— — —	ns
		Rx = 1KΩ Cx = 0.01μF	2.0 4.5 6.0	5.0 1.4 1.2	— — —	— — —	μs

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, Ta = 25°C, Input $t_r = t_f$ = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time ($\overline{A}$, B−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		—	25	36	ns
Propagation Delay Time ($\overline{CLR}$ TRIGGER−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		—	26	41	ns
Propagation Delay Time ($\overline{CLR}$−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		—	16	27	ns

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input $t_r = t_f$ = 6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C			Ta = −40~85°C		UNIT
			V_{CC}(V)	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time ($\overline{A}$, B−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		2.0	—	102	210	—	265	ns
			4.5	—	29	42	—	53	
			6.0	—	22	36	—	45	
Propagation Delay Time ($\overline{CLR}$ TRIGGER−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		2.0	—	102	235	—	295	ns
			4.5	—	31	47	—	59	
			6.0	—	23	40	—	50	
Propagation Delay Time ($\overline{CLR}$−Q, $\overline{Q}$)	t_{pLH} t_{pHL}		2.0	—	68	160	—	200	ns
			4.5	—	20	32	—	40	
			6.0	—	16	27	—	34	
Output Pulse Width	tw_{OUT}	Cx = 28pF Rx = 6KΩ (VCC = 2V)	2.0	—	700	2000	—	2500	ns
			4.5	—	250	400	—	500	
		Rx = 2KΩ (VCC = 4.5V,6V)	6.0	—	210	340	—	425	
		Cx = 0.01μF Rx = 10KΩ	2.0	90	110	130	90	130	μs
			4.5	95	105	115	95	115	
			6.0	95	105	115	95	115	
		Cx = 0.1μF Rx = 10KΩ	2.0	0.9	1.0	1.2	0.9	1.2	ms
			4.5	0.9	1.0	1.1	0.9	1.1	
			6.0	0.9	1.0	1.1	0.9	1.1	
Output Pulse Width Error Between Circuits (In same Package)	Δtw_{OUT}			—	± 1	—	—	—	%
Input Capacitance	C_{IN}			—	5	10	—	10	pF
Power Dissipation Capacitance	C_{PD} (1)			—	162	—	—	—	pF

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$I_{CC}(opr) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty / 100 + I_{CC} / 2$ (per circuit)

(I_{CC}' : Active Supply Current)

(Duty .%)

OUTPUT PULSE WIDTH CONSTANT K- SUPPLY VOLTAGE (TYPICAL)



t_{WOUT} - Cx CHARACTERISTICS (TYP.)



t_{rr} - V_{CC} CHARACTERSTICS (TYP.)



DIP 16PIN OUTLINE DRAWING (DIP16-P-300-2.54A) Unit in mm



Weight : 1.00g (Typ.)

SOP 16PIN (200mil BODY) OUTLINE DRAWING (SOP16-P-300-1.27) Unit in mm



Weight : 0.18g (Typ.)

SOP 16PIN (150mil BODY) OUTLINE DRAWING (SOL16-P-150 -1.27) Unit in mm

(Note) This package is not available in Japan.



Weight : 0.13g (Typ.)