

## P-Channel 60-V (D-S), 175 °C MOSFET



PRODUCT SUMMARY		
V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
- 60	0.120 at V <sub>GS</sub> = - 10 V	± 3.5
	0.15 at V <sub>GS</sub> = - 4.5 V	± 3.1

### FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs
- 175 °C Maximum Junction Temperature
- Compliant to RoHS Directive 2002/95/EC



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**  
Available



P-Channel MOSFET

**Ordering Information:** Si9407AEY-T1-E3 (Lead (Pb)-free)  
Si9407AEY-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS T <sub>A</sub> = 25 °C, unless otherwise noted			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	- 60	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	I <sub>D</sub>	T <sub>A</sub> = 25 °C	± 3.5
		T <sub>A</sub> = 70 °C	± 3.0
Pulsed Drain Current	I <sub>DM</sub>	± 30	A
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	- 2.5	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	T <sub>A</sub> = 25 °C	3.0
		T <sub>A</sub> = 70 °C	2.1
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 175	°C

THERMAL RESISTANCE RATINGS			
Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	50	°C/W

Notes:

a. Surface Mounted on FR4 board, t ≤ 10 s.


SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	-1		-3	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -60\text{ V}, V_{GS} = 0\text{ V}$			-1	$\mu\text{A}$
		$V_{DS} = -60\text{ V}, V_{GS} = 0\text{ V}, T_J = 55\text{ }^\circ\text{C}$			-10	
On-State Drain Current <sup>b</sup>	$I_{D(on)}$	$V_{DS} \leq -5\text{ V}, V_{GS} = -10\text{ V}$	-20			A
Drain-Source On-State Resistance <sup>b</sup>	$R_{DS(on)}$	$V_{GS} = -10\text{ V}, I_D = 3.5\text{ A}$			0.120	$\Omega$
		$V_{GS} = -4.5\text{ V}, I_D = 3.1\text{ A}$			0.150	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = -15\text{ V}, I_D = -3.5\text{ A}$		8		S
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = -2.5\text{ A}, V_{GS} = 0\text{ V}$			-1.2	V
<b>Dynamic<sup>a</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = -30\text{ V}, V_{GS} = -10\text{ V}, I_D = -3.5\text{ A}$		18	30	nC
Gate-Source Charge	$Q_{gs}$			5		
Gate-Drain Charge	$Q_{gd}$			2		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -30\text{ V}, R_L = 30\text{ }\Omega$ $I_D \cong -1\text{ A}, V_{GEN} = -10\text{ V}, R_g = 6\text{ }\Omega$		8	15	ns
Rise Time	$t_r$			10	20	
Turn-Off Delay Time	$t_{d(off)}$			35	50	
Fall Time	$t_f$			12	25	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -2.5\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		70	100	

## Notes:


- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current**



**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?70742](http://www.vishay.com/ppg?70742).



## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.