




Dual P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY

V _{DS} (V)	R _{DS(ON)} (Ω)	I _D (A)
-30	0.085 @ V _{GS} = -10 V	±2.5
	0.19 @ V _{GS} = -4.5 V	±1.8



P-Channel MOSFET



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C UNLESS OTHERWISE NOTED)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^A	I _D	T _A = 25°C	±2.5
		T _A = 70°C	±2.1
Pulsed Drain Current	I _{DM}	±20	A
Continuous Source Current (Diode Conduction) ^A	I _S	-1.25	
Maximum Power Dissipation ^A	P _D	T _A = 25°C	1.0
		T _A = 70°C	0.64
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	LIMIT	UNIT
Maximum Junction-to-Ambient ^A	R _{thJA}	125	°C/W

Notes

A. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70180. For SPICE model information via the Worldwide Web: <http://www.siliconix.com/www/product/spice.htm>


SPECIFICATIONS (T_J = 25 °C UNLESS OTHERWISE NOTED)







PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
STATIC						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 μA	-1.0			V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30 V, V _{GS} = 0 V			-1	μA
		V _{DS} = -30 V, V _{GS} = 0 V, T _J = 55 °C			-25	
On-State Drain Current ^A	I _{D(on)}	V _{DS} ≥ -5 V, V _{GS} = -10 V	-15			A
Drain-Source On-State Resistance ^A	r _{DS(on)}	V _{GS} = -10 V, I _D = -2.5 A		0.066	0.085	Ω
		V _{GS} = -4.5 V, I _D = -1.8 A		0.125	0.19	
Forward Transconductance ^A	g _{fs}	V _{DS} = -15 V, I _D = -2.5 A		5		S
Diode Forward Voltage ^A	V _{SD}	I _S = -1.25 A, V _{GS} = 0 V		0.8	-1.2	V
DYNAMIC^B						
Total Gate Charge	Q _g	V _{DS} = -10 V, V _{GS} = -10 V, I _D = -2.5 A		8.7	15	nC
Gate-Source Charge	Q _{gs}			1.9		
Gate-Drain Charge	Q _{gd}			1.3		
Turn-On Delay Time	t _{d(on)}	V _{DD} = -10 V, R _L = 10 Ω I _D ≅ -1 A, V _{GEN} = -10 V, R _G = 6 Ω		7	15	ns
Rise Time	t _r			9	18	
Turn-Off Delay Time	t _{d(off)}			14	27	
Fall Time	t _f			8	15	
Source-Drain Reverse Recovery Time	t _{rr}	I _F = -1.25 A, di/dt = 100 A/μs		46	80	

Notes






- A. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
 B. Guaranteed by design, not subject to production testing.



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)





Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.