

RD2-4028

LVDS to DisplayPort output

Reference board user guide

Rev. B

**MegaChips**

**MegaChips' Proprietary and Confidential**

This information shall not be shared or distributed outside the company and will be exchanged based on the signed proprietary information exchange agreement. MegaChips reserves the right to make any change herein at any time without prior notice. MegaChips does not assume any responsibility or liability arising out of application or use of any product or service described herein except as explicitly agreed upon.

## Contents

1. Purpose and scope .....	4
2. Description.....	4
2.1.1. I2C host port .....	5
2.1.2. In-System Programming (ISP).....	6
2.2. Diagnosis .....	6
3. Board description .....	7
3.1. Principal components and functions .....	9
3.2. Connector descriptions .....	10
3.3. Switches .....	15
3.4. Stuffing options .....	16
3.4.1. Dual/quad TTL .....	16
3.4.2. IROM/SPI-Flash.....	16
4. Revision history .....	17

## List of tables

Table 1.	Principal components and functions.....	9
Table 2.	Document revision history .....	17

## List of figures

Figure 1.	Connection diagram: Quad LVDS to DP stream .....	5
Figure 2.	Block diagram .....	7
Figure 3.	Board picture.....	8

## 1. Purpose and scope

This document provides a description of, and set up instructions for, the DisplayPort® transmitter STDP4028 reference design board [RD2-4028\_400-535] targeted for LVDS to DP conversion applications.

## 2. Description

The STDP4028 is an integrated circuit featuring a four lane DisplayPort transmitter, quad LVDS/LVTTL receiver with I2S, and SPDIF audio inputs for digital Audio-video conversion application. This device also includes SPI interface, I2C Slave (host interface), I2C Master Interface, UART (GProbe) interface, and general-purpose IO pins. The RD2-4028 is a low cost compact four layer board that includes necessary interfaces and features to fully demonstrate the STDP4028 transmitter functionalities.


This reference design meets the following:

1. Stand-alone operation: Includes necessary firmware (either IROM or external SPI) to work independently; this means the intended functionalities are performed without depending on external controller (Host).
2. Slave configuration: Provision to configure the device by an external Host controller through the Host Interface to I2C (most likely when no SPI Flash is used).

### 2.1. Set up instructions

The picture below is a connection diagram showing the RD2-4028 board used for transferring a quad-LVDS video stream from a TV/Monitor SoC and I2S or SPDIF audio stream into a DisplayPort stream. This board uses the standard DisplayPort connector recommended in the DP 1.1a specification to connect the DisplayPort output to an external DisplayPort sink device, such as a monitor.

Figure 1. Connection diagram: Quad-LVDS to DP stream



*Note: The LVDS output is also configurable as dual channel or single channel, depending on the use cases.*

1. Connect the Quad LVDS input from an external TV/Monitor SoC to the RD2-4028 reference board using an LVDS cable (typically provided quad/dual channel cable, depending on order type). You can also use the RD2-4020 reference board as the source device for generating QLVDS output (shown in the connection diagram).
2. Connect the DisplayPort output of the RD2-4028 to the external sink device using a DP cable (not provided with board).
3. Connect the 12 V (4A) DC power brick supplied for powering the board. An external digital audio (I2S or SPDIF) source is recommended for testing digital audio conversion by the STDP4028 device into DisplayPort output.
4. Once the connection is established, power ON the RD2-4028 board, source, and sink devices. An image should pop up on the display and you should hear the audio within 5-6 seconds.

*Note: The default configuration is quad channel LVDS video input and SPDIF audio in. For dual channel LVDS input, change the bootstrap setting Boot[5] to GND (populate R510 and remove 509). STDP4028 register setting changes are required in order to receive audio on I2S input. This can be done through I2C host configuration or through firmware changes.*

The RD2-4028 supports video resolution from 640 x 480 up to 2560 x 1600 and audio up to 8 Ch.

### 2.1.1. I2C host port

Host connector (CN4010) allows configuration of STDP4028 IC from an external host (microcontroller) through conventional I2C interface. User can plug two wires into pin 5 and pin 6 of this connector to access the I2C port of the chip. STDP4028 default device ID is 0xE6/0xE7, but can be changed through bootstrap settings. Refer to the STDP4028 datasheet for further details.

## 2.1.2. In-System Programming (ISP)

RD2-4028 uses SPI Flash to store the firmware. In case of a new firmware upgrade, the following method can be used.

- ISP through UART connector: Allows programming the SPI Flash through UART (RS232) connector. Requires GProbe board (RS232 converter circuit) and GProbe software tool (contact MegaChips).

## 2.2. Diagnosis

If the image does not come up, follow the steps below for diagnosis.

*Note: The diagnosis requires the MegaChips GProbe software and hardware tool. Contact MegaChips for the GProbe software and board.*

1. Install the GProbe diagnostic tool on a computer and set the baud rate to 115,200.
2. Connect GProbe board (not supplied) to the serial port (or USB port if using USB version) of the computer.
3. Connect the other end of the GProbe board to connector (CN902) on the RD2-4028 board using 4-wire cable (part of the GProbe board).

*Note: CHECK POLARITY while connecting the cable; Pin 1 is marked on the board. The 4-wire cable connection from CN504 to GProbe board is 1 to 1.*

4. Hit the Reset button on the RD2-4028 board (RESET SW901). You will see the firmware version and date of firmware in the GProbe window. This indicates the DP receiver IC is functional. If the message does not appear, reprogram the Flash using the ISP method described in the GProbe user guide.
5. Using an oscilloscope, check the video input and output from the STDP4028.

*Note: Refer to the STDP4028 datasheet for pin out descriptions.*

3. Board description

Figure 2. Block diagram





Figure 3. Board picture



### 3.1. Principal components and functions

Below is a summary of all necessary connectors, switches, and other components. Please refer to the latest board schematics for further details.

**Table 1. Principal components and functions**

Label	Description	RefDes
Power Input (+12V)	Input 12 V, down conversion to 5 V, 3.3 V, and 1.2 V. This board uses a switch regulator for 5 V and an LDO [ <b>low-dropout</b> ] for 3.3 V and 1.2 V. Note the analog and digital supplies (3.3A and 3.3D or 1.2A and 1.2D) are isolated using ferrite beads.	CN301
STDP4028	The STDP4028 is capable of receiving and converting Quad/Dual/Single LVDS video and I2S (or SPDIF) audio input into a DisplayPort output. This device offers LVDS input interface configurable to map a wide range of display controller products. The Quad LVDS interface supports video signals up to 400 MHz pixel rate with flexible channel and lane swapping options.	U601
DP Output	DisplayPort output connector	CN801
Flash	The board includes an SPI Flash of 2 MB to hold the firmware. The SPI Flash can be programmed (ISP) through UART interface.	U602
Quad LVDS Input	LVDS input connectors can be used as Quad, Dual LVDS inputs. Connector1: 402 (51 pin), Connector2: 401 (41 pin)	CN401 CN402
Digital Audio Input	The I2S (8 channel) or S/PDIF (single wire, 3.3V) audio input signals from the external audio Codec card are received by CN903.	CN903
S/PDIF Input	Standard S/PDIF input connector.	CN904
Host Interface	Host Interface (I2C): This board includes a provision to access the STDP4028 device from an external host controller through the Host Interface (I2C port) connection.	CN901
GProbe	GProbe Interface (+3.3V logic): The board also includes a GProbe connector that connects to the STDP4028 UART port for communication with external PC sources for debug purposes. The Megachips GProbe tool (software) and PC serial port interface board together create a debug environment for device debug and firmware update. The GProbe interface is also used for ISP purposes.	CN902
Reset	Reset Button, when pressed, triggers a system master reset through the internal reset circuitry. The reset button is used for system reset and debug purposes and is not required for production board design as the STDP4028 produces an internal reset during power ON.	SW901
IR Input	An IR connector for interfacing the IR receiver.	CN601
AUX_I2C	I2C over AUX/ I2C Slave	CN602
AUX_UART	UART over AUX	CN603
LED	Single LED for indicating the power on status.	D301
Crystal	An external crystal of 27 MHz. The design makes use of internal oscillator circuitry.	X601

Label	Description	RefDes
ESD Diodes	ESD protection diodes for DisplayPort signal (main lanes, AUX and HPD line). The board implements low cost ESD diodes.	ESD801 ESD802 ESD803 ESD804
SW902	Switches UART between Host Interface & GProbe Interface (see mark on PCB).	SW902
Bootstrap Options	The bootstrap options can be configured for: – IROM/SPI Flash – Dual/Quad LVDS Input Refer to the datasheet for more details.	R503 R504 R509 R510

## 3.2. Connector descriptions

The RD2-4028 has the following connectors. The locations of these connectors are shown in the board picture in Figure 3.

**CN301** – +12V DC 4A Power Input Jack

**CN902** – GProbe Interface (4x1 pin keyed header) connects to the UART port of the STDP4028. Use the MegaChips GProbe board and interface cable for connecting the board to an external PC that has GProbe software running.

<b>Pin 1</b>	+5V
<b>Pin 2</b>	GPROBE_TX
<b>Pin 3</b>	GPROBE_RX
<b>Pin 4</b>	GND

**CN901** – I2C Host Interface (header 17X2) connector for connecting external host. This is used only when an external host controller accesses the DisplayPort Transmitter; not used for normal operation. In normal operation, internal MCU controls the overall functioning of the DisplayPort Transmitter (refer to the schematics for complete pin description for the Host Interface).

<b>Pin 1</b>	+5V
<b>Pin 2</b>	+5V
<b>Pin 3 &amp; 4</b>	GND
<b>Pin 5</b>	AUX_I2C_SCL
<b>Pin 6</b>	AUX_I2C_SDA
<b>Pin 7</b>	HOST_TX
<b>Pin 8</b>	HOST_RX
<b>Pin 9</b>	RESET from Host
<b>Pin 10</b>	NC
<b>Pin 11 &amp; 12</b>	GND

<b>Pin 13</b>	AUX_UART_TX
<b>Pin 14</b>	AUX_UART_RX
<b>Pin 15</b>	I2C_SCL
<b>Pin 16</b>	I2C_SDA
<b>Pin 17 &amp; 18</b>	NC
<b>Pin 19 &amp; 20</b>	GND
<b>Pin 21 &amp; 22</b>	NC
<b>Pin 23</b>	IRQ/BOOT7
<b>Pin 24</b>	IR_IN
<b>Pin 25 &amp; 26</b>	NC
<b>Pin 27 &amp; 28</b>	GND
<b>Pin 29</b>	GPIO_3/BOOT6
<b>Pin 30</b>	GPIO_0/BOOT3
<b>Pin 31</b>	TP901
<b>Pin 32</b>	GPIO_1/BOOT2
<b>Pin 33</b>	TP902
<b>Pin 34</b>	GPIO_2/BOOT5

**CN801**– DisplayPort Transmitter MOLEX47272-0002 connector and pin out details.

<b>Pin 1</b>	ML_Lane 0(p)
<b>Pin 2</b>	GND
<b>Pin 3</b>	ML_Lane 0 (n)
<b>Pin 4</b>	ML_Lane 1 (p)
<b>Pin 5</b>	GND
<b>Pin 6</b>	ML_Lane 1 (n)
<b>Pin 7</b>	ML_Lane 2 (p)
<b>Pin 8</b>	GND
<b>Pin 9</b>	ML_Lane 2 (n)
<b>Pin 10</b>	ML_Lane 3 (p)
<b>Pin 11</b>	GND
<b>Pin 12</b>	ML_Lane 3 (n)
<b>Pin 13</b>	GND
<b>Pin 14</b>	GND
<b>Pin 15</b>	AUX_CH (p)
<b>Pin 16</b>	GND
<b>Pin 17</b>	AUX_CH (n)
<b>Pin 18</b>	Hot Plug Detect
<b>Pin 19</b>	Return (GND)
<b>Pin 20</b>	DP_PWR

CN401 & CN402 – LVDS input (refer to the schematics for LVDS connectors pin out description).

**CN401 [LVDS Connector2]**

<b>Pin 1 through 8</b>	NC
<b>Pin 9</b>	GND
<b>Pin 10</b>	LVDS_31N
<b>Pin 11</b>	LVDS_31P
<b>Pin 12</b>	LVDS_32N
<b>Pin 13</b>	LVDS_32P
<b>Pin 14</b>	LVDS_33N
<b>Pin 15</b>	LVDS_33P
<b>Pin 16</b>	GND
<b>Pin 17</b>	LVDS_CLK3N
<b>Pin 18</b>	LVDS_CLK3P
<b>Pin 19</b>	GND
<b>Pin 20</b>	LVDS_34N
<b>Pin 21</b>	LVDS_34P
<b>Pin 22</b>	LVDS_35N
<b>Pin 23</b>	LVDS_35P
<b>Pin 24</b>	GND
<b>Pin 25</b>	GND
<b>Pin 26</b>	LVDS_41N
<b>Pin 27</b>	LVDS_41P
<b>Pin 28</b>	LVDS_42N
<b>Pin 29</b>	LVDS_42P
<b>Pin 30</b>	LVDS_43N
<b>Pin 31</b>	LVDS_43P
<b>Pin 32</b>	GND
<b>Pin 33</b>	LVDS_CLK4N
<b>Pin 34</b>	LVDS_CLK4P
<b>Pin 35</b>	GND
<b>Pin 36</b>	LVDS_44N
<b>Pin 37</b>	LVDS_44P
<b>Pin 38</b>	LVDS_45N
<b>Pin 39</b>	LVDS_45P
<b>Pin 40 &amp; 41</b>	GND

**CN402 [LVDS Connector1]**

<b>Pin 1</b>	GND
<b>Pin 2 &amp; 3</b>	NC
<b>Pin 4</b>	DNP/LVDS_DDC_SDA

<b>Pin 5</b>	DNP/LVDS_DDC_SCL
<b>Pin 6 through 10</b>	NC
<b>Pin 11</b>	GND
<b>Pin 12</b>	LVDS_11N
<b>Pin 13</b>	LVDS_11P
<b>Pin 14</b>	LVDS_12N
<b>Pin 15</b>	LVDS_12P
<b>Pin 16</b>	LVDS_13N
<b>Pin 17</b>	LVDS_13P
<b>Pin 18</b>	GND
<b>Pin 19</b>	LVDS_CLK1N
<b>Pin 20</b>	LVDS_CLK1P
<b>Pin 21</b>	GND
<b>Pin 22</b>	LVDS_14N
<b>Pin 23</b>	LVDS_14P
<b>Pin 24</b>	LVDS_15N
<b>Pin 25</b>	LVDS_15P
<b>Pin 26 &amp; 27</b>	GND
<b>Pin 28</b>	LVDS_21N
<b>Pin 29</b>	LVDS_21P
<b>Pin 30</b>	LVDS_22N
<b>Pin 31</b>	LVDS_22P
<b>Pin 32</b>	LVDS_23N
<b>Pin 33</b>	LVDS_23P
<b>Pin 34</b>	GND
<b>Pin 35</b>	LVDS_CLK2N
<b>Pin 36</b>	LVDS_CLK2P
<b>Pin 37</b>	GND
<b>Pin 38</b>	LVDS_24N
<b>Pin 39</b>	LVDS_24P
<b>Pin 40</b>	LVDS_25N
<b>Pin 41</b>	LVDS_25P
<b>Pin 42 through 46</b>	GND
<b>Pin 47</b>	NC
<b>Pin 48</b>	+12V
<b>Pin 49</b>	+12V
<b>Pin 50</b>	+12V
<b>Pin 51</b>	+12V

**LVDS input configuration table**

<b>Quad LVDS input</b>	CN402	CN401
<b>Dual LVDS input</b>	CN402	NC

**CN904** – SPDIF Input connector.

<b>Pin 1</b>	GND
<b>Pin 2</b>	I2S_0
<b>Pin 3</b>	GND

**CN903** – I2S Digital Audio Input (52 pin) connector.

<b>Pin A1</b>	NC
<b>Pin A2 &amp; A3</b>	GND
<b>Pin A4 through A6</b>	NC
<b>Pin A7</b>	GND
<b>Pin A8 &amp; A9</b>	NC
<b>Pin A10</b>	I2S_3
<b>Pin A11</b>	I2S_2
<b>Pin A12</b>	I2S_1
<b>Pin A13</b>	NC
<b>Pin A14</b>	DNP/I2S_0
<b>Pin A15</b>	DNP/I2S_0
<b>Pin A16 &amp; A17</b>	GND
<b>Pin A18 through A21</b>	NC
<b>Pin A22</b>	I2S_BCLK
<b>Pin A23</b>	+5V
<b>Pin A24</b>	I2S_WCLK
<b>Pin A25</b>	+5V
<b>Pin A26</b>	+5V
<b>Pin B1</b>	GND
<b>Pin B2 &amp; B3</b>	NC
<b>Pin B4 &amp; B5</b>	GND
<b>Pin B6 &amp; B7</b>	NC
<b>Pin B8 &amp; B9</b>	GND
<b>Pin B10 through B13</b>	NC
<b>Pin B14 &amp; B15</b>	GND
<b>Pin B16 through B18</b>	NC
<b>Pin B19 &amp; B20</b>	GND
<b>Pin B21</b>	+12V
<b>Pin B22</b>	NC

Pin B23	+12V
Pin B24	NC
Pin B25	+12V
Pin B26	GND

**CN602** – I2C Host Interface (similar to CN901 purpose with 4 pin header only)

Pin 1	+5V
Pin 2	I2C_SCL
Pin 3	I2C_SDA
Pin 4	GND

**CN603** – UART Interface (for UART-over-Aux testing)

Pin 1	+5V
Pin 2	Aux_UART_TX
Pin 3	Aux_UART_RX
Pin 4	GND

**CN601** – IR Input

Pin 1	GND
Pin 2	+5V
Pin 3	IR_IN

### 3.3. Switches

**Host Interface Switch: (SW902):** This switch selects the use of GProbe connector or Host Interface connector.

Pin 1	HOST_TX
Pin 2	UART_TX
Pin 3	GPROBE_TX
Pin 4	HOST_RX
Pin 5	UART_RX
Pin 6	GPROBE_RX

## 3.4. Stuffing options

### 3.4.1. Dual/quad TTL

**Dual bus LVDS configuration:** stuff R510, unstuff R509

**Quad bus LVDS configuration:** stuff R509, unstuff R510

### 3.4.2. IROM/SPI-Flash

**OCM boot from IROM code:** stuff R504, unstuff R503

**OCM boot from external ROM code:** stuff R503, unstuff R504

## 4. Revision history

**Table 2. Document revision history**

Date	Revision	Changes
27-Aug-2010	A	Initial version.
03-Jun-2014	B	Updated to comply with MegaChips documentation style/formatting.

## Notice

Semiconductor products may possibly experience breakdown or malfunction. Adequate care should be taken with respect to the safety design of equipment in order to prevent the occurrence of human injury, fire or social loss in the event of breakdown or malfunction of semiconductor products

The overview of operations and illustration of applications described in this document indicate the conceptual method of use of the semiconductor product and do not guarantee operability in equipment in which the product is actually used.

The names of companies and trademarks stated in this document are registered trademarks of the relevant companies.

MegaChips Co. provides no guarantees nor grants any implementation rights with respect to industrial property rights, intellectual property rights and other such rights belonging to third parties or/and MegaChips Co. in the use of products and of technical information including information on the overview of operations and the circuit diagrams that are described in this document.

The product described in this document may possibly be considered goods or technology regulated by the Foreign Currency and Foreign Trade Control Law. In the event such law applies, export license will be required under said law when exporting the product. This regulation shall be valid in Japan domestic.

In the event the intention is to use the product described in this document in applications that require an extremely high standard of reliability such as nuclear systems, aerospace equipment or medical equipment for life support, please contact the sales department of MegaChips Co. in advance.

All information contained in this document is subject to change without notice.

Copyright © 2014 MegaChips Corporation All rights reserved

## Contact

### MegaChips Corporation

#### Head Quarters

1-1-1 Miyahara, Yodogawa-ku Osaka 532-0003, Japan  
TEL: +81-6-6399-2884

### MegaChips Corporation

#### Tokyo Office

17-6 Ichiban-cho, Chiyoda-ku, Tokyo 102-0082, Japan  
TEL: +81-3-3512-5080

### MegaChips Corporation

#### Makuhari Office

1-3 Nakase Mihama-ku Chiba 261-8501, Japan  
TEL: +81-43-296-7414

### MegaChips Corporation

#### San Jose Office

2033 Gateway Place, Suite 400, San Jose, CA 95110 U.S.A.  
TEL: +1-408-570-0555

### MegaChips Corporation

#### India Branch

17th Floor, Concorde Block UB City,  
Vittal Mallya Road, Bangalore 560-001, India  
TEL: +91-80-4041-3999

### MegaChips Corporation

#### Taiwan Branch

RM. B 2F, Worldwide House, No.129,  
Min Sheng E. Rd., Sec. 3, Taipei 105, Taiwan  
TEL: +886-2-2547-1297

### MegaChips Corporation

#### Tainan Office

RM. 2, 8F, No.24, Da Qiao 2 Rd., Yong Kang Dist.,  
Tainan 710, Taiwan  
TEL: +886-6-302-2898

### MegaChips Corporation

#### Zhunan Office

No.118, Chung-Hua Rd., Chu-Nan, Miao-Li 350, Taiwan  
TEL: +886-37-666-156

### MegaChips Corporation

#### Shenzhen Office

Room 6307, Office Tower, Shun Hing Square, 5002  
Shen Nan Dong Road, Luohu District,  
Shenzhen 518000, P. R. China  
TEL: +86-755-3664-6990