

9 to 24 Volt Electronic Fuse

NIS4461 Series

The NIS4461 eFuse is a cost effective, resettable fuse which can greatly enhance the reliability of a hard drive or other circuit from both catastrophic and shutdown failures.

It is designed to protect the downstream circuitry against an overcurrent event by limiting the current while protecting against high inrush current, as well as monitoring the load current in real time.

Features

- Integrated Power Device
- Power Device Thermally Protected
- No External Current Shunt Required
- 9 V to 24 V Input Range
- 39 mΩ Typical
- Internal Charge Pump
- Internal Undervoltage Lockout Circuit
- ESD Ratings:
 - Human Body Model (HBM); 2000 V
 - Charged Device Model (CDM); 2000 V
 - Latch-Up; Class 1
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Hard Drives
- Mother Board Power Management
- Fan Drives
- Industrial
- Handheld Devices
- Portable Instruments



ON Semiconductor®


www.onsemi.com

4.2 AMP, 9 to 24 VOLT ELECTRONIC FUSE



WDFN10
CASE 522AA


MARKING DIAGRAM



XXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



WDFN10

(Top View)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the ordering information section on page 11 of this data sheet.

NIS4461 Series




Figure 1. Block Diagram
(NIS4461MT2TXG, NIS4461MT4TXG)




Figure 2. Block Diagram
(NIS4461MT1TXG, NIS4461MT3TXG)

NIS4461 Series

Table 1. FUNCTIONAL PIN DESCRIPTION

| Pin | Function | Description |
|----------------|--------------------|--|
| 1 | Ground | Negative input voltage to the device. This is used as the internal reference for the IC. |
| 2 | dv/dt | The internal dv/dt circuit controls the slew rate of the output voltage at turn on. It has an internal capacitor that allows it to ramp up over a period of 2 ms. An external capacitor can be added to this pin to increase the ramp time. If an additional time delay is not required, this pin should be left open. |
| 3 | Enable/Fault | The enable/fault pin is a tri-state, bidirectional interface. It can be pulled to ground with external open-drain or open collector device to shutdown the eFuse. It can also be used as a status indicator; if the voltage level is intermediate around 1.4 V – the eFuse is in the thermal shutdown, if the voltage level is high around 3 V – the eFuse is operating normally. Do not actively drive this pin to any voltage. Do not connect a capacitor to this pin. |
| 4 | I _{Limit} | A resistor between this pin and the source pin sets the overload and short circuit current limit levels. |
| 5 | NC | For NIS4461MT2TXG and NIS4461MT4TXG |
| | I _{SENSE} | For NIS4461MT1TXG and NIS4461MT3TXG load current monitor allows the system to monitor the load current in real time. Connect R _{SENSE} to GND. |
| 6–10 | Source | This pin is the source of the internal power FET and the output terminal of the fuse. Connect an electrolytic capacitor or Schottky diode for 27 V or higher. |
| 11 (belly pad) | V _{CC} | Positive input voltage to the device. |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|-----------------|--------------------------|------|
| Input Voltage, operating, steady-state (V _{CC} to GND, Note 1) Transient (100 ms) | V _{IN} | -0.6 to 30 -0.6 to 30 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Negative voltage will not damage device provided that the power dissipation is limited to the rated allowable power for the package.

Table 2. THERMAL RATINGS

| Rating | Symbol | Value | Unit |
|---|------------------|--------------|------------|
| Thermal Resistance, Junction-to-Air (4 layer High-K JEDEC JESD51-7 PCB, 100 mm ² , 2 oz. Cu) | θ_{JA} | 90 | °C/W |
| Thermal Characterization Parameter, Junction-to-Lead (4 layer High-K JEDEC JESD51-7 PCB, 100 mm ² , 2 oz. Cu) | Ψ_{J-L} | 27.5 | °C/W |
| Thermal Characterization Parameter, Junction-to-Board (4 layer High-K JEDEC JESD51-7 PCB, 100 mm ² , 2 oz. Cu) | Ψ_{J-B} | 27.5 | °C/W |
| Thermal Characterization Parameter, Junction-to-Case Top (4 layer High-K JEDEC JESD51-7 PCB, 100 mm ² , 2 oz. Cu) | Ψ_{J-T} | 7.6 | °C/W |
| Total Power Dissipation @ T _A = 25°C (4 layer High-K JEDEC JESD51-7 PCB, 100 mm ² , 2 oz. Cu) Derate above 25°C | P _{max} | 1.39 11.1 | W mW/°C |
| Operating Ambient Temperature Range | T _A | -40 to 125 | °C |
| Operating Junction Temperature Range | T _J | -40 to 150 | °C |
| Non-operating Temperature Range | T _{STG} | -55 to 155 | °C |
| Lead Temperature, Soldering (10 Sec) | T _L | 260 | °C |

NIS4461 Series

ELECTRICAL CHARACTERISTICS ($V_{CC} = 24\text{ V}$, $C_L = 100\ \mu\text{F}$, dv/dt pin open, $R_{LIMIT} = 20\ \Omega$, $T_j = 25^\circ\text{C}$ unless otherwise noted.)

| Characteristics | Symbol | Min | Typ | Max | Unit |
|-----------------|--------|-----|-----|-----|------|
|-----------------|--------|-----|-----|-----|------|

POWER FET

| | | | | | |
|--|----------------|---------|------------|---------|------------------|
| Delay Time (enabling of chip to $I_D = 100\text{ mA}$ with 1 A resistive load) | T_{dly} | – | 220 | – | μs |
| Kelvin ON Resistance (Note 2) $T_j = 140^\circ\text{C}$ (Note 3) | R_{DSon} | 30 – | 39 60 | 50 – | $\text{m}\Omega$ |
| Continuous Current ($T_A = 25^\circ\text{C}$, 0.5 in ² copper) (Note 3) ($T_A = 80^\circ\text{C}$, minimum copper) | I_D I_D | – – | 4.2 2.5 | – – | A |

THERMAL LATCH

| | | | | | |
|---|-------------|-----|-----|-----|------------------|
| Shutdown Temperature (Note 3) | T_{SD} | 150 | 175 | 200 | $^\circ\text{C}$ |
| Thermal Hysteresis (Auto-retry part only) | T_{Hyst} | – | 45 | – | $^\circ\text{C}$ |
| Thermal Shutdown Response Time | T_{SDRes} | 10 | 15 | 20 | μs |

UNDERVOLTAGE PROTECTION

| | | | | | |
|----------------------|------------|---|------|---|---|
| Undervoltage Lockout | V_{UVLO} | 6 | 6.5 | 7 | V |
| UVLO Hysteresis | V_{Hyst} | – | 0.80 | – | V |

CURRENT LIMIT

| | | | | | |
|---|--------------|------|-----|------|---|
| Kelvin Short Circuit Current Limit ($R_{Limit} = 20\ \Omega$, Note 4) | I_{Lim-SS} | 1.76 | 2.1 | 2.64 | A |
| Kelvin Overload Current Limit ($R_{Limit} = 20\ \Omega$, Note 4) | I_{Lim-OL} | – | 4.6 | – | A |

dv/dt CIRCUIT

| | | | | | |
|---|------------|---|-----|----------|----|
| Output Voltage Ramp Time (Enable to $V_{OUT} = 23.7\text{ V}$) | t_{slew} | – | 2.0 | – | ms |
| Output Voltage Ramp Time (10% to 90% – $V_{OUT} = 2.4\text{ V}$ to 21.6 V with 24 Ω Load) | t_{slew} | – | 1.2 | – | ms |
| Maximum Capacitor Voltage | V_{max} | – | – | V_{CC} | V |

ENABLE/FAULT

| | | | | | |
|---|---------------|------|------|------|---------------|
| Logic Level Low (Output Disabled) | V_{in-low} | 0.35 | 0.58 | 0.81 | V |
| Logic Level Mid (Thermal Fault, Output Disabled) | V_{in-mid} | 0.82 | 1.4 | 1.95 | V |
| Logic Level High (Output Enabled) | $V_{in-high}$ | 1.96 | 2.6 | 3.0 | V |
| High State Maximum Voltage | V_{in-max} | 2.51 | 4.6 | 5 | V |
| Logic Low Sink Current ($V_{enable} = 0\text{ V}$) | I_{in-low} | – | –15 | –25 | μA |
| Logic High Leakage Current for External Switch ($V_{enable} = 3.3\text{ V}$) | $I_{in-leak}$ | – | – | 1.0 | μA |
| Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown) | Fan | – | – | 3.0 | Units |

TOTAL DEVICE

| | | | | | |
|----------------------------|------------|---|---|-----|---------------|
| Bias Current (Operational) | I_{Bias} | – | – | 450 | μA |
| Bias Current (Shutdown) | I_{Bias} | – | – | 220 | μA |

LOAD CURRENT MONITOR

| | | | | | |
|--|-------------|-----|---|----|------|
| Current Monitor Sense ($R_{SENSE} = 1\text{ k}\Omega$) | I_{SENSE} | – | 1 | – | mA/A |
| Current Monitor Sense Accuracy | I_{ACC} | –10 | – | 10 | % |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse test: Pulse width 300 μs , duty cycle 2%.

3. Verified by design.

4. Refer to explanation of short circuit and overload conditions in application note AND9441.

5. Device will shut down prior to reaching this level based on actual UVLO trip point.

6. For output slew rate calculation with external capacitor, please refer to "Output Slew Rate (dv/dt)" in the "Application Information" section

NIS4461 Series




Figure 3. Thermal Trip Time vs. Power Dissipation




Figure 4. Application Circuit with Direct Current Sensing




Figure 5. Application Circuit with Direct Current Sensing

NIS4461 Series




Figure 6. Common Thermal Shutdown

NIS4461 Series

TYPICAL CHARACTERISTICS




Figure 7. V_{ISENSE} vs. Temperature




Figure 8. V_{ISENSE} vs. Load Current




Figure 9. $R_{DS(ON)}$ vs. V_{CC}




Figure 10. $R_{DS(ON)}$ vs. Temperature




Figure 11. I_{OL} and I_{SC} vs. Temperature




Figure 12. I_{OL} and I_{SC} vs. R_{LIM}

NIS4461 Series

TYPICAL CHARACTERISTICS




Figure 13. Slew Rate Control Screenshot




Figure 14. T_{SLEW} vs. dV/dt Capacitance




Figure 15. T_{SLEW} vs. Temperature




Figure 16. UVLO TURN ON vs. Temperature

APPLICATION INFORMATION

Basic Operation

This device is a self-protected, resettable, electronic fuse. It contains circuits to monitor the input voltage, output voltage, output current and die temperature.

On application of the input voltage, the device will apply the input voltage to the load based on the restrictions of the controlling circuits. The dv/dt of the output voltage will be controlled by the internal dv/dt circuit. The output voltage will slew from 0 V to the rated output voltage in 1 ms, unless additional capacitance is added to the dv/dt pin.

The device will remain on as long as the temperature does not exceed the 175°C limit that is programmed into the chip. The current limit circuit does not shut down the part but will reduce the conductivity of the FET to maintain a constant current at the internally set current limit level.

An internal charge pump provides bias for the gate voltage of the internal n-channel power FET and also for the current limit circuit. The remainder of the control circuitry operates between the input voltage (V_{CC}) and ground.

Current Limit

The current limit circuit uses a SENSEFET along with a reference and amplifier to control the peak current in the device. The SENSEFET allows for a small fraction of the load current to be measured, which has the advantage of reducing the losses in the sense resistor as well as increasing the value and decreasing the power rating of the sense resistor. Sense resistors are typically in the tens of ohms range with power ratings of several milliwatts making them very inexpensive chip resistors.

The current limit circuit has two limiting values, one for short circuit events which are defined as the mode of operation in which the gate is high and the FET is fully enhanced. The overload mode of operation occurs when the device is actively limiting the current and the gate is at an intermediate level. For a more detailed description of this circuit please refer to application note AND9441.

There are two methods of biasing the current limit circuit for this device. They are shown in the two application figures. Direct current sensing connects the sense resistor between the current limit pin and the load. This method includes the bond wire resistance in the current limit circuit. This resistance has an impact on the current limit levels for a given resistor and may vary slightly depending on the impedance between the sense resistor and the source pins. The on resistance of the device will be slightly lower in this configuration since all five source pins are connected in parallel and therefore, the effective bond wire resistance is one fifth of the resistance for any given pin.

The other method is Kelvin sensing. This method uses one of the source pins as the connection for the current sense resistor. This connection senses the voltage on the die and therefore any bond wire resistance and external impedance on the board have no effect on the current limit levels. In this configuration the on resistance is slightly increased relative

to the direct sense method since only four of the source pins are used for power.

Undervoltage Lockout

The undervoltage lockout circuit uses a comparator with hysteresis to monitor the input voltage. If the input voltage drops below the specified level, the output switch will be switched to a high impedance state.

Output Slew Rate dv/dt

The dv/dt circuit brings the output voltage up under a linear, controlled rate regardless of the load impedance characteristics. An internal ramp generator creates a linear ramp, and a control circuit forces the output voltage to follow that ramp, scaled by a factor.

The default ramp time is approximately 1 ms. This can be modified by adding an external capacitor at the dv/dt pin. This pin includes an internal current source of approximately 85 nA. Since the current level is very low, it is important to use a ceramic cap or other low leakage capacitor. Aluminum electrolytic capacitors are not recommended for this circuit.

The ramp time from 0 to the nominal output voltage can be determined by the following equation, where t is in seconds:

$$t_{2.4-21.6} = 3.8e7 \cdot (28 \text{ pF} + C_{\text{ext}}) + 0.00127$$

$$C_{\text{ext}} = \frac{(t_{2.4-21.6} - 0.00127)}{3.8e7} - 28 \text{ pF}$$

Where:

C is in Farads

t is in seconds

Any time that the unit shuts down due to a fault, enable shut-down, or recycling of input power, the timing capacitor will be discharged and the output voltage will ramp from 0 at turn on.

Enable/Fault

The Enable/Fault pin is a multi-function, bidirectional pin that can control the output of the chip as well as send information to other devices regarding the state of the chip. When this pin is low, the output of the fuse will be turned off. When this pin is high the output of the fuse will be turned-on. If a thermal fault occurs, this pin will be pulled low to an intermediate level by an internal circuit.

To use as a simple enable pin, an open drain or open collector device should be connected to this pin. Due to its tri-state operation, it should not be connected to any type of logic with an internal pullup device.

If the chip shuts down due to the die temperature reaching its thermal limit, this pin will be pulled down to an intermediate level. This signal can be monitored by an external circuit to communicate that a thermal shutdown has occurred. If this pin is tied to another device in this family,

NIS4461 Series

a thermal shutdown of one device will cause both devices to disable their outputs. Both devices will turn on once the fault is removed for the auto-retry devices.

For the latching thermal device, the outputs will be enabled after the enable pin has been pulled to ground with an external switch and then allowed to go high or after the input power has been recycled. For the auto-retry devices, both devices will restart as soon as the die temperature of the device in shutdown has been reduced to the lower thermal limit.

Thermal Protection

The NIS4461 includes an internal temperature sensing circuit that senses the temperature on the die of the power

FET. If the temperature reaches 175°C, the device will shut down, and remove power from the load. Output power can be restored by either recycling the input power or toggling the enable pin for thermally latching devices. Power will automatically be reapplied to the load for auto-retry devices once the die temperature has been reduced by 45°C.

The thermal limit has been set high intentionally, to increase the trip time during high power transient events. It is not recommended to operate this device above 150°C for extended periods of time.




Figure 17. Fault/Enable Signal Levels




Figure 18. Enable/Fault Simplified Circuit

NIS4461 Series

ORDERING INFORMATION

| Device | Marking | Features | ISENSE | Package | Shipping† |
|---------------|---------|------------------|--------|---------------------|--------------------|
| NIS4461MT1TXG | 61T1 | Thermal Latching | Yes | WDFN10 (Pb-Free) | 3000 / Tape & Reel |
| NIS4461MT2TXG | 61T2 | Thermal Latching | No | | |
| NIS4461MT3TXG | 61T3 | Auto-Retry | Yes | | |
| NIS4461MT4TXG | 61T4 | Auto-Retry | No | | |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

