

128Kx8 Bit Low Voltage Operating Static RAM

FEATURES

- Fast Access Time : 70,100ns(max.)
- Low Power Dissipation
 - Standby(CMOS) : 132 μ W(max.)L-Version
 - : 33 μ W(max.)LL-Version
 - Operating : 132mW(max.)
- Single 2.7V ~ 3.3V Power Supply
- TTL compatible inputs and outputs
- Fully Static Operation
 - No clock or refresh required
- Three State Output
- Battery Back-up Operation
 - 2V(min.) Data Retention
- Standard Pin Configuration
 - KM68U1000BLG/BLG-L: 32 pin-SOP (525mil)
 - KM68U1000BLT/BLT-L: 32 pin-TSOP (Standard Type)
 - KM68U1000BLR/BLR-L: 32 pin-TSOP (Reverse Type)

GENERAL DESCRIPTION

The KM68U1000BL/BL-L is a 1,048,576-bit high speed Static Random Access Memory organized as 131,072 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.

The KM68U1000BL/BL-L has an output enable input for precise control of the data outputs.


It also has chip enable inputs for the minimum current power down mode.

The KM68U1000BL/BL-L has been designed for high speed and low power applications.


It is particularly well suited for low voltage(2.7 ~ 3.3V) operation and battery back-up application.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable Input
CS1, CS2	Chip Select Input
OE	Output Enable Input
I/O1-I/O8	Data Inputs/Outputs
Vcc	Power(2.7 ~ 3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to V _{CC} +0.5	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 4.6	V
Power Dissipation	P _D	0.7	W
Storage Temperature	T _{stg}	-55 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A= 0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	2.7	3.0	3.3	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL}	-0.3*	-	0.4	V

* V_{IL}(Min.)= -3.0V for ≤50 ns Pulse

DC AND OPERATING CHARACTERISTICS

(T_A= 0 to 70°C, V_{CC}=2.7 ~ 3.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	* Typ	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output Leakage Current	I _{LO}	$\overline{CS1}=V_{IH}$ or CS2=V _{IL} or WE=V _{IL} , V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA
Operating Power Supply Current	I _{CC}	$\overline{CS1}=V_{IL}$, CS2= V _{IH} V _{IN} =V _{IL} or V _{IH} , I _{IO} =0mA	-	2	5	mA
Average Operating Current	I _{CC1}	Cycle Time=1μs, 100% Duty, $\overline{CS1} \leq 0.2V$, CS2≥V _{CC} -0.2V, I _{IO} =0mA	-	3	5	mA
	I _{CC2}	Min. Cycle, 100% Duty $\overline{CS1}=V_{IL}$, CS2=V _{IH} , I _{IO} =0mA	-	30	40	mA
Standby Power Supply Current	I _{SB}	$\overline{CS1}=V_{IH}$ or CS2=V _{IL}	-	-	0.3	mA
	I _{SB1}	$\overline{CS1} \geq V_{CC}-0.2V$	L	-	1	μA
		CS2≥V _{CC} -0.2V or CS2≤0.2V	L - L	-	0.5	μA
Output Low Voltage	V _{OL}	I _{ol} =2.1 mA	-	-	0.4	V
Output High Voltage	V _{OH}	I _{oh} =-1.0 mA	2.2	-	-	V

* Typ; V_{CC}=3.0V, T_A=25°C


CAPACITANCE * (f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS(TA= 0 to 70°C, V_{CC}=2.7 ~ 3.3V, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.4 to 2.2V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L =100pF+1TTL Load



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM68U1000BL-7 KM68U1000BL-7L		KM68U1000BL-10 KM68U1000BL-10L		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	70		100	-	ns
Address Access Time	t _{AA}	-	70	-	100	ns
Chip Select to Output	t _{CO1} , t _{CO2}	-	70	-	100	ns
Output Enable to Valid Output	t _{OE}	-	35	-	50	ns
Chip Select to Low-Z Output	t _{LZ1} , t _{LZ2}	10	-	10	-	ns
Output Enable to Low-Z Output	t _{OLZ}	5	-	5	-	ns
Chip Disable to High-Z Output	t _{HZ1} , t _{HZ2}	0	25	0	30	ns
Output Disable to High-Z Output	t _{OHZ}	0	25	0	30	ns
Output Hold from Address Change	t _{OH}	10	-	15	-	ns

WRITE CYCLE


Parameter	Symbol	KM68U1000BL-7 KM68U1000BL-7L		KM68U1000BL-10 KM68U1000BL-10L		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	t _{WC}	70	-	100	-	ns
Chip Select to End of Write	t _{CSW}	60	-	80	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	60	-	80	-	ns
Write Pulse Width	t _{WP}	55	-	70	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	25	0	30	ns
Data to Write Time Overlap	t _{DW}	30	-	40	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	5	-	5	-	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS1=OE=V_{IL}, CS2=WE=V_{IH})


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are referenced to the V_{OH} or V_{OL} .
2. At any given temperature and voltage condition $t_{HZ}(\max)$ is less than $t_{LZ}(\min)$ both for a given device and from device to device.
3. $\overline{WE}$ is high for read cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE}$ Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS1}$ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS2}$ Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and $\overline{WE}$ going low: A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and $\overline{WE}$ going high, t_{WR} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends at $\overline{CS1}$, or $\overline{WE}$ going high, t_{WR2} applied in case a write ends at CS2 going to low.
5. If $\overline{OE}$, CS2 and $\overline{WE}$ are in the read mode during in this period, the I/O pins are in the Low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If $\overline{CS1}$ goes low simultaneously with $\overline{WE}$ going low or after $\overline{WE}$ going low, the outputs remain in high impedance state.

2


FUNCTIONAL DESCRIPTION

$\overline{CS}$	CS2	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Vcc Current
H	X	X	X	Power down	High-Z	I_{SB}, I_{SB1}
X	L	X	X	Power down	High-Z	I_{SB}, I_{SB1}
L	H	H	H	Output Disable	High-Z	I_{CC}
L	H	H	L	Read	DOUT	I_{CC}
L	H	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

DATA RETENTION CHARACTERISTICS ($T_a = 0 \text{ to } 70^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN	Typ	MAX	UNIT
Vcc for Data Retention	Vdr	(1) $\overline{CS}1 \geq V_{cc}-0.2\text{V}$	2.0		3.3	V
Data Retention Current	I _{dr}	V _{cc} =3.0V	L	1.0	40(2)	μA
		$\overline{CS}1 \geq V_{cc}-0.2\text{V}$	LL	0.5	10(3)	μA
Data Retention Set-up Time	t _{SDR}	See Data Retention Waveforms (below)	0			ns
Recovery Time	t _{RDR}		5			ms

(1) $\overline{CS}1 \geq V_{cc}-0.2$, $CS2 \geq V_{cc}-0.2$ ($\overline{CS}1$ Controlled) or $CS2 \leq 0.2$ ($CS2$ Controlled)(2) 20 μA (max.) at 0 °C to 40 °C(3) 3 μA (max.) at 0 °C to 40 °C**DATA RETENTION WAVEFORM 1** ($\overline{CS}1$ Controlled)**DATA RETENTION WAVEFORM 2** ($CS2$ Controlled)