HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM WITH SEMAPHORE

IDT71342SA/LA

Features

- **High-speed access**
  - *Commercial: 20/25/35/45/55/70ns (max.)*
  - *Industrial: 25/35/55ns (max.)*
- **Low-power operation**
  - *IDT71342SA*
    Active: 700mW (typ.)
    Standby: 5mW (typ.)
  - *IDT71342LA*
    Active: 700mW (typ.)
    Standby: 1mW (typ.)
- **Fully asynchronous operation from either port**
- **Full on-chip hardware support of semaphore signalling between ports**
- **Battery backup operation—2V data retention (LA only)**
- **TTL-compatible; single 5V (±10%) power supply**
- **Available in plastic packages**
- **Industrial temperature range (–40°C to +85°C) is available for selected speeds**

Functional Block Diagram



JANUARY 2009

DSC 2621/13

Description

The IDT71342 is a high-speed 4K x 8 Dual-Port Static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by $\overline{CE}$ and $\overline{SEM}$, permits the on-chip circuitry of each port to enter a very low standby power mode (both $\overline{CE}$ and $\overline{SEM}$ HIGH).

Fabricated using IDT's CMOS high-performance technology, this device typically operates on only 700mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery. The device is packaged in either a 64-pin TQFP or a 52-pin PLCC.

Pin Configurations[1,2,3]



2721 drw 02



2721 drw 03

NOTES:
1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. J52 package body is approximately .79 in x .79 in x .17 in. PN64 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
V_{TERM}(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
P_T(3)	Power Dissipation	1.5	W
I_{OUT}	DC Output Current	50	mA

2721 tbl 01

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed Vcc + 10% for more than 25% of the cycle time or 10 ns maximum, and is limited to $\leq$ 20mA for the period of $V_{TERM} \geq$ Vcc +10%.

Maximum Operating Temperature and Supply Voltage(1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

2721 tbl 03

NOTES:
1. This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	6.0(2)	V
V_{IL}	Input Low Voltage	-0.5(1)	—	0.8	V

2721 tbl 04

NOTES:
1. V_{IL} (min.) $\geq$ -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed Vcc + 10%.

Capacitance(1) (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions(2)	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	9	pF
C_{OUT}	Output Capacitance	V_{OUT} = 3dV	10	pF

2721 tbl 02

NOTES:
1. This parameter is determined by device characterization but is not production tested.
2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage (V_{CC} = 5V ± 10%)

Symbol	Parameter	Test Conditions	71342SA		71342LA		Unit
			Min.	Max.	Min.	Max.	
$\|I_{LI}\|$	Input Leakage Current(1)	V_{CC} = 5.5V, V_{IN} = 0V to V_{CC}	—	10	—	5	µA
$\|I_{LO}\|$	Output Leakage Current	$\overline{CE}$ = V_{IH}, V_{OUT} = 0V to V_{CC}	—	10	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = 6mA	—	0.4	—	0.4	V
		I_{OL} = 8mA	—	0.5	—	0.5	V
V_{OH}	Output High Voltage	I_{OH} = -4mA	2.4	—	2.4	—	V

2721 tbl 05

NOTE:
1. At Vcc $\leq$ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range[1] (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version		71342X20 Com'l Only Typ.[2]	71342X20 Com'l Only Max.	71342X25 Com'l & Ind Typ.[2]	71342X25 Com'l & Ind Max.	71342X35 Com'l & Ind Typ.[2]	71342X35 Com'l & Ind Max.	Unit
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V_{IL}, Outputs Disabled, $\overline{SEM}$ = Don't Care, f = f_{MAX}[3]	COM'L	SA	170	280	160	280	150	260	mA
				LA	170	240	160	240	150	200	
			IND	SA	—	—	160	310	150	300	
				LA	—	—	160	260	150	250	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IH}, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{IH}, f = f_{MAX}[3]	COM'L	SA	25	80	25	80	25	75	mA
				LA	25	80	25	50	25	45	
			IND	SA	—	—	25	100	25	75	
				LA	—	—	25	80	25	55	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_{"A"}$ = V_{IL} and $\overline{CE}_{"B"}$ = V_{IH}, Active Port Outputs Disabled, f=f_{MAX}[3]	COM'L	SA	105	180	95	180	85	170	mA
				LA	105	150	95	150	85	140	
			IND	SA	—	—	95	210	85	200	
				LA	—	—	95	170	85	160	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R$ ≥ V_{CC} - 0.2V, V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤ 0.2V, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{CC} - 0.2V, f = 0[3]	COM'L	SA	1.0	15	1.0	15	1.0	15	mA
				LA	0.2	4.5	0.2	4.0	0.2	4.0	
			IND	SA	—	—	1.0	30	1.0	30	
				LA	—	—	0.2	10	0.2	10	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	One Port $\overline{CE}_{"A"}$ or $\overline{CE}_{"B"}$ ≥ V_{CC} - 0.2V, V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤ 0.2V, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{CC} - 0.2V, Active Port Outputs Disabled, f = f_{MAX}[3]	COM'L	SA	105	170	95	170	85	150	mA
				LA	105	130	95	120	85	110	
			IND	SA	—	—	95	210	85	190	
				LA	—	—	95	190	85	130	

2721 tbl 06a

Symbol	Parameter	Test Condition	Version		71342X45 Com'l Only Typ.[2]	71342X45 Com'l Only Max.	71342X55 Com'l & Ind Typ.[2]	71342X55 Com'l & Ind Max.	71342X70 Com'l Only Typ.[2]	71342X70 Com'l Only Max.	Unit
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V_{IL}, Outputs Disabled, $\overline{SEM}$ = Don't Care, f = f_{MAX}[3]	COM'L	SA	140	240	140	240	140	240	mA
				LA	140	200	140	200	140	200	
			IND	SA	—	—	140	270	—	—	
				LA	—	—	140	220	—	—	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R$ = V_{IH}, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{IH}, f = f_{MAX}[3]	COM'L	SA	25	70	25	70	25	70	mA
				LA	25	40	25	40	25	40	
			IND	SA	—	—	25	70	—	—	
				LA	—	—	25	50	—	—	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_{"A"}$ = V_{IL} and $\overline{CE}_{"B"}$ = V_{IH}, Active Port Outputs Disabled, f=f_{MAX}[3]	COM'L	SA	75	160	75	160	75	160	mA
				LA	75	130	75	130	75	130	
			IND	SA	—	—	75	180	—	—	
				LA	—	—	75	150	—	—	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R$ ≥ V_{CC} - 0.2V, V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤ 0.2V, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{CC} - 0.2V, f = 0[3]	COM'L	SA	1.0	15	1.0	15	1.0	15	mA
				LA	0.2	4.0	0.2	4.0	0.2	4.0	
			IND	SA	—	—	1.0	30	—	—	
				LA	—	—	2.0	10	—	—	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	One Port $\overline{CE}_{"A"}$ or $\overline{CE}_{"B"}$ ≥ V_{CC} - 0.2V, V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤ 0.2V, $\overline{SEM}_L$ = $\overline{SEM}_R$ ≥ V_{CC} - 0.2V, Active Port Outputs Disabled, f = f_{MAX}[3]	COM'L	SA	75	150	75	150	75	150	mA
				LA	75	100	75	100	75	100	
			IND	SA	—	—	75	170	—	—	
				LA	—	—	75	120	—	—	

2721 tbl 06b

NOTES:
1. 'X' in part number indicates power rating (SA or LA).
2. V_{CC} = 5V, T_A = +25°C for typical, and parameters are not production tested.
3. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby I_{SB3}.

Data Retention Characteristics

(LA Version Only) V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V

Symbol	Parameter	Test Condition		Min.	Typ.[1]	Max.	Unit
V_{DR}	V_{CC} for Data Retention	—		2.0		—	V
I_{CCDR}	Data Retention Current	V_{CC} = 2V, $\overline{CE} \geq V_{HC}$	COM'L. & IND.	—	100	1500	µA
t_{CDR}[3]	Chip Deselect to Data Retention Time	$\overline{SEM} \geq V_{HC}$		0	—	—	ns
t_R[3]	Operation Recovery Time	$V_{IN} \geq V_{HC}$ or $\leq V_{LC}$		t_{RC}[2]	—	—	ns

2721 tbl 07

NOTES:
1. V_{CC} = 2V, T_A = +25°C, and are not production tested.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed by device characterization, but is not production tested.

Data Rention Waveform



2721 drw 04

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2721 tbl 08



2721 drw 05

Figure 1. AC Output Test Load



2721 drw 06

Figure 2. Output Test Load (for t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})
*Including scope and jig

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage[5]

Symbol	Parameter	71342X20 Com'l Only		71342X25 Com'l & Ind		71342X35 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t_{AA}	Address Access Time	—	20	—	25	—	35	ns
t_{ACE}	Chip Enable Access Time[3]	—	20	—	25	—	35	ns
t_{AOE}	Output Enable Access Time	—	15	—	15	—	20	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0	—	ns
t_{LZ}	Output Low-Z Time[1,2]	0	—	0	—	0	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	15	—	15	—	20	ns
t_{PU}	Chip Enable to Power Up Time[2]	0	—	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time[2]	—	50	—	50	—	50	ns
t_{SOP}	$\overline{SEM}$ Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	10	—	10	—	15	—	ns
t_{WDD}	Write Pulse to Data Delay[4]	—	40	—	50	—	60	ns
t_{DDD}	Write Data Valid to Read Data Delay[4]	—	30	—	30	—	35	ns
t_{SAA}	Semaphore Address Access Time	—	—	—	25	—	35	ns

2721 tbl 09a

Symbol	Parameter	71342X45 Com'l Only		71342X55 Com'l & Ind		71342X70 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	45	—	55	—	70	—	ns
t_{AA}	Address Access Time	—	45	—	55	—	70	ns
t_{ACE}	Chip Enable Access Time[3]	—	45	—	55	—	70	ns
t_{AOE}	Output Enable Access Time	—	25	—	30	—	40	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0	—	ns
t_{LZ}	Output Low-Z Time[1,2]	5	—	5	—	5	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	20	—	25	—	30	ns
t_{PU}	Chip Enable to Power Up Time[2]	0	—	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time[2]	—	50	—	50	—	50	ns
t_{SOP}	$\overline{SEM}$ Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	15	—	20	—	20	—	ns
t_{WDD}	Write Pulse to Data Delay[4]	—	70	—	80	—	90	ns
t_{DDD}	Write Data Valid to Read Data Delay[4]	—	45	—	55	—	70	ns
t_{SAA}	Semaphore Address Access Time	—	45	—	55	—	70	ns

2721 tbl 09b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Ouput Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access SRAM, $\overline{CE}$ = V_{IL}, $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH}, and $\overline{SEM}$ = V_{IL}.
4. 'X' in part number indicates power rating (SA or LA).
5. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".

Timing Waveform of Read Cycle No. 1, Either Side(1,2,4)



Timing Waveform of Read Cycle No. 2, Either Side(1,3)



NOTES:
1. Timing depends on which signal is asserted last, $\overline{OE}$ or $\overline{CE}$.
2. Timing depends on which signal is de-asserted first, $\overline{OE}$ or $\overline{CE}$.
3. R/$\overline{W}$ = V_{IH} and $\overline{OE}$ = V_{IL}, unless otherwise noted.
4. Start of valid data depends on which timing becomes effective last; t_{AOE}, t_{ACE}, or t_{AA}
5. To access SRAM, $\overline{CE}$ = V_{IL} and SEM = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. t_{AA} is for SRAM Address Access and t_{SAA} is for Semaphore Address Access.

Timing Waveform of Write with Port-to-Port Read(2,3)



NOTES:
1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2. $\overline{CE}_L$ = $\overline{CE}_R$ = V_{IL}. $\overline{CE}_{"B"}$ = V_{IL}.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC Electrical Characteristics Over the Operating Temperature Supply Voltage(5)

Symbol	Parameter	71342X20 Com'l Only		71342X25 Com'l & Ind		71342X35 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t_{WC}	Write Cycle Time	20	—	25	—	35	—	ns
t_{EW}	Chip Enable to End-of-Write(3)	15	—	20	—	30	—	ns
t_{AW}	Address Valid to End-of-Write	15	—	20	—	30	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	15	—	20	—	25	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	15	—	15	—	20	—	ns
t_{HZ}	Output High-Z Time(1,2)	—	15	—	15	—	20	ns
t_{DH}	Data Hold Time(4)	0	—	0	—	3	—	ns
t_{WZ}	Write Enable to Output in High-Z(1,2)	—	15	—	15	—	20	ns
t_{OW}	Output Active from End-of-Write(1,2,4)	3	—	3	—	3	—	ns
t_{SWR}	$\overline{SEM}$ Flag Write to Read Time	10	—	10	—	10	—	ns
t_{SPS}	$\overline{SEM}$ Flag Contention Window	10	—	10	—	10	—	ns

2721 tbl 10a

Symbol	Parameter	71342X45 Com'l Only		71342X55 Com'l & Ind		71342X70 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t_{WC}	Write Cycle Time	45	—	55	—	70	—	ns
t_{EW}	Chip Enable to End-of-Write(3)	40	—	50	—	60	—	ns
t_{AW}	Address Valid to End-of-Write	40	—	50	—	60	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	40	—	50	—	60	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	20	—	25	—	30	—	ns
t_{HZ}	Output High-Z Time(1,2)	—	20	—	25	—	30	ns
t_{DH}	Data Hold Time(4)	3	—	3	—	3	—	ns
t_{WZ}	Write Enable to Output in High-Z(1,2)	—	20	—	25	—	30	ns
t_{OW}	Output Active from End-of-Write(1,2,4)	3	—	3	—	3	—	ns
t_{SWR}	$\overline{SEM}$ Flag Write to Read Time	10	—	10	—	10	—	ns
t_{SPS}	$\overline{SEM}$ Flag Contention Window	10	—	10	—	10	—	ns

2721 tbl 10b

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. To access SRAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the SRAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/$\overline{W}$ CONTROLLED TIMING(1,5,8)



2721 drw 10

Timing Waveform of Write Cycle No. 2, $\overline{CE}$ Controlled Timing(1, 5)



2721 drw 11

NOTES:
1. R/$\overline{W}$ or $\overline{CE}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of either $\overline{CE}$ or $\overline{SEM}$ = V_{IL} and R/$\overline{W}$ = V_{IL}.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or R/$\overline{W}$ going HIGH to the end-of-write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CE}$ LOW transition occurs simultaneously with or after the R/$\overline{W}$ LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is asserted last.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If $\overline{OE}$ is LOW during a R/$\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off data to be placed on the bus for the required t_{DW}. If $\overline{OE}$ is HIGH during an R/$\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
9. To access SRAM, $\overline{CE}$ =V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and SEM = V_{IL}. Either condition must be valid for the entire t_{EW} time.

Timing Waveform of Semaphore Read After Write Timing, Either Side(1)



NOTE:
1. $\overline{CE}$ = V_{IH} for the duration of the above timing (both write and read cycle).

Timing Waveform of Semaphore Condition(1,3,4)



NOTES:
1. D_{0R} = D_{0L} = V_{IL}, $\overline{CE}_R$ = $\overline{CE}_L$ = V_{IH}, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
3. This parameter is measured from the point where R/$\overline{W}$ "A" or $\overline{SEM}$ "A" goes HIGH until R/$\overline{W}$ "B" or $\overline{SEM}$ "B" goes HIGH.
4. If t_{SPS} is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast Dual-Port 4K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by $\overline{CE}$, the Dual-Port SRAM enable, and $\overline{SEM}$, the semaphore enable. The $\overline{CE}$ and $\overline{SEM}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where $\overline{CE}$ and $\overline{SEM}$ are both HIGH.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the $\overline{SEM}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{OE}$, and R/$\overline{W}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins A_0–A_2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D_0 is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Truth Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{SEM}$) and output enable ($\overline{OE}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{SEM}$ or $\overline{OE}$) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Truth Table II). As an example, assume a processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore

request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all

Truth Table I — Non-Contention Read/Write Control(2)

Left or Right Port(1)					Function
R/$\overline{W}$	$\overline{CE}$	$\overline{SEM}$	$\overline{OE}$	D_{0-7}	
X	H	H	X	Z	Port Disabled and in Power Down Mode
H	H	L	L	$DATA_{OUT}$	Data in Semaphore Flag Output on Port
X	X	X	H	Z	Output Disabled
↑	H	L	X	$DATA_{IN}$	Port Data Bit D_0 Written Into Semaphore Flag
H	L	H	L	$DATA_{OUT}$	Data in Memory Output on Port
L	L	H	X	$DATA_{IN}$	Data on Port Written Into Memory
X	L	L	X	—	Not Allowed

2721 tbl 11

NOTE:
1. $A_{OL} = A_{11L}$ ¹ $A_{0R} - A_{11R}$.
2. "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care, "Z" = High-Impedance.

Truth Table II — Example Semaphore Procurement Sequence(1,2,3)

Functions	$D_0 - D_{15}$ Left	$D_0 - D_{15}$ Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2721 tbl 12

NOTE:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.
2. There are eight semaphore flags written to via I/O_0 and read from all I/O's. These eight semaphores are addressed by A_0-A_2.
3. CE = VIH, SEM = VIL to access the semaphores. Refer to the semaphore Read/Write Control Truth Table.

semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores–Some examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's Dual-Port RAM. Say the 4K x 8 RAM was to be divided into two 2K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2721 drw 14

Figure 3. IDT71342 Semaphore Logic

Ordering Information



2721 drw 15

Datasheet Document History

1/12/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
		Added additional notes to pin configurations
6/9/99:		Changed drawing format
10/1/99:		Added Industrial Temperature Ranges and removed corresponding notes
11/10/99:		Replaced IDT logo
12/22/99:	Page 1	Made corrections to drawing
6/26/00:	Page 3	Increased storage temperature parameters
		Clarified T_A parameter
	Page 4	DC Electrical parameters–changed wording from "open" to "disabled"
		Changed ±500mV to 0mV in notes
1/12/00:		Pages 1 and 2 Moved "Description" to page 2 and adjusted page layouts
	Page 1	Added "(LA only)" to paragraph
	Page 2	Fixed J52 package description in notes
	Page 8	Replaced bottom table with correct 10b table
01/29/09:	Page 14	Removed "IDT" from orderable part number

CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
408-284-2794
DualPortHelp@idt.com