


● **Table I Serial Data Input Sequence**

Bit	Digit	Segment	Bit	Digit	Segment
1	1	A	18	3	B
2	1	B	19	3	C
3	1	C	20	3	D
4	1	D	21	3	E
5	1	E	22	3	F
6	1	F	23	3	G
7	1	G	24	3	DP
8	1	DP	25		Pin 4
9	2	A	26		Pin 5
10	2	B	27		Pin 6
11	2	C	28		Pin 7
12	2	D	29		Pin 8
13	2	E	30		Pin 9
14	2	F	31		Pin 10
15	2	G	32		Pin 11
16	2	DP	33		Pin 12
17	3	A	34		Pin 13

Pad Name	Type	Description
V _{DD}	Power	Power
V _{SS}	Ground	Ground
Reset	Input	Reset Signal Input, (Normally LO; Active HI)
B.C.	Input	DC Current Input For LED Brightness Control
CLK	Input	Clock Input
Data IN	Input	Serial Data Input
ENB	Input	Data Input Enables, (Normally LO; Active LO)
Out 1~Out 35	Output	Nmos Output Drivers

● **Block Diagram**



● Functional Description

1. Data is transferred serially via 2 signals : clock and serial data. Data transfer without the added inconvenience of an external load signal is accomplished by using a format of a leading "1" followed by the allowed 35 data bits. These 35 data bits are latched after the 36th clock has been transferred. This scheme provides non-multiplexed, direct drive to the led display. characters currently displayed (thus, data output) changes only if the serial data bits differ from those previously transferred.
2. Display brightness is determined by control of the output current for led displays. this control function can be achieved by varying the current flowing into B.C. terminal. a simple way is to set an external variable resistor illustrated in the block diagram. Typically, the output current is 36 times greater that current into B.C. terminal.
3. Figure 1 shows the input data format. A leading "1" is followed by 35 bits of data. After the 36th had been transferred, a load signal is generated synchronously with the clock high state. This loads the 35 bits of data into the latches. A reset signal is generated consecutively with the clock low which clears all shift registers for the next set of data. All shift registers are static master-slave, with no clear for the master portion of the first register, allowing continuous operation. There must be a complete of 36 clocks or the shift registers will not clear.
4. When the chip first powers on an internal power on reset signal is generated which resets all shift registers and all latches. The start bit and the first clock return the chip to its normal operation.





FIG.1 INPUT DATA FORMAT

● **Absolute Maximum Ratings, Ta=25°C (Unless Otherwise Specified)**

Characteristics	Symbol	Rating	Unit
Supply Voltage	VDD	+3.5~+10	V
LED Supply Voltage	V _{LED}	2.4~3.0	V
Clock Frequency	Fosc	0~500K	Hz
Input Voltage	V _{IN}	-0.3~VDD+0.3	V
Input B.C. Current	I _{BC}	550	μA
Output Sustaining Voltage	V _{DS}	12	V
Out Continuous Current	I _{OUT}	20	mA

● **Timing Chart & Timing Conditions**



VDD=+5V, Ta=25°C, Unless Otherwise Specified					
Item	Description	Min	Typ	Max	Unit
TH	Clock Input High Time	950	-	-	nS
TL	Clock Input Low Time	950	-	-	nS
TDS	Serial Data Set-up Time	300	-	-	nS
TDH	Serial Data Hold Time	300	-	-	nS
TDES	Data Enable Set-up Time	100	-	-	nS

● **Absolute Maximum Ratings(Ta=25°C)**

Parameter	Symbol	Rating	Unit
Power Dissipation Per Segment	Pd	80	mW
Forward Current Per Segment	I _F	30	mA
Peak Forward Current Per Segment	I _{FP} (Duty 1/10, 1KHZ)	150	mA
Reverse Voltage Per Segment	V _R	5	V
Operating Temperature	Topr	-40°C~80°C	-
Storage Temperature	Tstg	-40°C~85°C	-
Soldering Temperature (1/16" From Body)	Tsol	260°C For 5 Seconds	-

● **Electrical And Optical Characteristics(Ta=25°C)**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward Voltage Per Segment	V _f	I _F =10mA	-	2.1	2.5	V
Luminous Intensity Per Segment	I _v	I _F =10mA	-	3.0	-	mcd
Reverse Current Per Segment	I _R	V _R =5V	-	-	100	μA
Peak Wave Length	λ _p	I _F =10mA	-	568	-	nm
Dominant Wave Length	λ _d	I _F =10mA	569	-	574	nm
Spectral Line Half-width	Δλ	I _F =10mA	-	30	-	nm

● Typical Electro-Optical Characteristics Curves

(25°C Ambient Temperature Unless Otherwise Noted)

Fig.1 Relative Radiant Intensity VS. Wavelength




Fig.2 Forward Current VS. Forward Voltage




Fig.3 Relative Luminous Intensity VS. Ambient Temperature




Fig.4 Relative Luminous Intensity VS. Forward Current




Fig.5 Forward Current Derating Curve VS. Ambient Temperature

